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Abstract 
The wireless market has experienced an exponential growth over the past few years. 
To sustain this growth dong with the increasing demands of new wireless standards, 
the cost, battery lifetime, and performance of wireless devices must all be enhanced. 
With the advancernent of radio fiequency (RF) technology and requirement for 
more integration, new R F  wireless architectures are needed. One of the most critical 
components in a wireless transceiver is the fkequency synthesizer. It largely affects all 
three dimensions of a wireless transceiver design: cost, battery lifetime, and 
performance. In this thesis, new generations of RF synthesizer and transmitter 
architectures allowing low-power, high-performance and lower cost are presented. 
The common approach to fiequency synthesis design for wireless communication is 
to design an analog-compensated fractional-N phase-Iocked Ioop (PLL) . However, this 
technique suffers fiom lock time limitations and lack of adequate fractional spur 
suppression for third generation wireless standards. In this work, two new fast lock 
PLL architectures are reported to overcome the above mentioned limitations with the 
aid of digital signal processing. One such scheme makes use of modified digital sigma- 
delta modulator to cornpletely randomize fiactional spurs present in fractional-N PLLs 
as well as to reduce the level of phase noise produced by the sigma-delta modulator. 
This aids in fully integrating a high-performance PLL frequency synthesizer, and hence 
reducing cost. The use of this architecture for closed loop modulation is also 
examined. 
In another approach, a high frequency digital comparator aids in quickly acquiring 
fiequency lock. Very fast lock tixnes are achievable using this architecture. This 
architecture removes the P U ' S  fiequency resolution dependence on the loop fdter 
parameters. This helps to drastically reduce the size of the loop filter components, and 
enables them to be integrated on-chip. Although more suitable for low fiequency 
resolution applications, such as wkeless LAN and cordless, this architecture may be 
modified to obtain higher fiequency resolutions. The major advantages of this 
architecture hclude low-cost, low-power, and a fully monolithic solution. 
Throughout this work, Iow-pwer has been achieved by both architectural 
techniques as weH as circuit techniques. Architectural techniques enable tighter 
integration of the PLL's loop components on a single chip as well as faster lock tirne. 
Since the proposed techniques rely heavily on digital signal processing, low-power, 
high-performance digital logic families are reported. It is demonstrated how these logic 
famiIies may be used in the fkequency synthesizer architectures detailed above. 
Although differentid in nature, it is demonstrated that the use of these logic families 
dso  helps to reduce area. 
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Chapter 1 
Introduction 
The past few years have seen an explosive growth in the wireless telecommunications 
market. Signs of this explosive growth are everywhere. It is estimated that 
approximately 20,000 people join the cellular phone market daily in the United States 
alone. Kt is now estimated that more that haif of homes in the United States now have 
cordless phones. More than 280 million people currently subscnbe to cellular phones. 
Just ten years ago, there were only 2 million subscribers. Currently, the wireless 
communications industry generates $100 billion in revenue (in the year 2000). This 
revenue does not only corne from cellular phones. It is estimated that 30% of the 
cornputer market revenue cornes fiom portable computers (laptops and notebooks). 
These computers would require wireless access. Furthemore, dedicated e-mail 
wireless terminais are now availabIe on the market. It is estùnated that 10 million 
people are expected to use wireless networks to transmit data by the end of the year 
2000. 
The cïrea.cn that anyone c m  communicate with anyone else "anytime, anywhere" 
and exchange "any kind" of information appears to be around the corner. Today, voice, 
data, and video can be transmitted over the wireless channel fkom one portable unit to 
another. The key to the success of the wireless market is affordability due to advances 
in semiconductor technology. As transistor dimensions shrink in size, more 
components are moved fiom the board to the chip. This not only helps to drastically 
reduce cost and area, but also helps in removing power consuming chip-to-chip 
communications. The present goal is to reduce both power consumption and the price 
of cellular phones by 30% each year. This cannot be achieved by relying on 
semiconductor technology alone. Circuit and architectural techniques m u t  be 
investigated. 
One pivotal block used in the wireless radio terminal is the frequency synthesizer. 
The fiequency synthesizer is responsible for generating the carrier fiequencies for both 
the transmitter and receiver. A wireless radio may have a shared frequency synthesizer 
for both transmit and receive, or two dedicated fiequency synthesizers. The 
performance of the fkequency synthesizer directly affects the performance of 
transceiver. The receiver sensitivity relies on how accurately the frequency synthesizer 
produces its output frequency. 
The amount of t h e  required for the synthesizer to generate a certain reference 
frequency (called lock t h e )  also affects performance and power consumption. In 
many wireless standards, the division multiple access (TDMA) is used. In such 
standards, each user is given a time slice to transmit the data. M e r  this tirne slice, the 
fkequency synthesizer (of the base station) must tune to the transmission fkequency of 
another user. If the frequency synthesizer lock tirne is reduced, the bandwidth allocated 
to each user can be increased. The frequency synthesizer is also the most active 
component in the wireless radio. Since the radio must periodically check for any 
incoming data, the synthesizer must be turned on for that amount of tirne. The 
transceiver must also be on while the synthesizer is locking to the desired channel. In 
this time period, the bansceiver is wasting power waiting for the synthesizer to lock. 
htegrating the entire frequency synthesizer on a single chip is a challenging task. 
This is related to the striagent performance requirements put on the synthesizer. On- 
chip passive components used in the frequency synthesizer usually have much less 
quality than discrete components. Also, interference from one of the frequency 
synthesizer's components on another may cause performance degradation. This leads 
to extra board space, which entails higher cost, size, and power dissipation. 
One approach to integrate the entire fiequency synthesizer on a single chip is to use 
a specialized technology. This is regarded as an expensive solution and has not 
received widespread industrial acceptance. An alternative solution is to use a cheap 
technology, such as (=MOS, and try to achieve integration through architectural 
innovations. This techique requires the redesign of the frequency synthesizer 
architecture to suit the current capabilities of the technology. Frequency synthesizers 
for wireless communications are usually irnplemented as phase locked Ioops (PLL). A 
PLL has both digital and analog components. In this study, digital solutions for 
improving the performance, integration, and lock time of PLLs are exarnined. In 
chapter 2, the basic operation of the PLL as weU as a survey of current fast lock PLL 
architectures are given. In chapter 3, analytical solutions illustrahg the performance 
of the most commonly used PLL architectures are given. In chapter 4, an 
implementation of a MASH sigma-delta PLL is given. This architecture attempts to 
provide a digital solution to eliminating the spurious noise produced by PLLs. It also 
offers high fkequency resolution. In chapter 5, a novel wideband PLL architecture 
based on sigma-delta modulation is given. It is demonstrated that this architecture can 
also be used for closed loop modulation to directiy transfer digital baseband data to 
radio fiequency signals. In chapter 6, a new low-power fast lock PLL architecture is 
given. It is demonstrated that lock times much less than current PLL architectures may 
be achieved, while stU meeting the performance requirements of wireless systerns. 
Furthemore, it is demopstrated that the bop filter components in this architecture c m  
be easily integrated on-chip. Finally, in chapter 7, digital logic families are detailed 
which may be used to m e r  reduce the power consumption of the digital sections of 
the PLLs implemented. Such reductions may help to integrate both digital and analog 
components of the transceiver onto a single chip. 
Chapter 2 
Background 
2.1 Frequency Synthesizer Requirements in Wireless 
Systems 
Perhaps the most critical component in a wireless transceiver is the frequency 
synthesizer. The frequency synthesizer is used to generate an accurate local osciliator 
&O) output frequency. The main fiequency synthesizer parameters include frequency 
range, frequency resolution, switching speed, spurious output, phase noise, and power 
consumption. These parameters are specXed by the specifïc standard being 
bplemented. Table 2.1 surnmarizes some of the 2nd generation wireless 
communications standards that are currently used [27]. 
CHAPTER 2. BACKGROUND 
Table 2.1. Summary of 2G wireless communications standards 1271 
1 1s-95 1 IS-54 / 1 GSM 1 GPRS ( DCS-1800 1 CI2 
F in MHz 
(Rxnx) 
Access 
I l I I I 
Chan. 1 1250 1 30- 1 2 û û m  / 200KHz 1 200KHz 
1 1s-136 
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W 4  
As shown in Table 2.1, ali fiequency standards demand switching speeds of at most one 
miiiisecond and fkequency accuracies less than 30ppm. Note that all the cellular 
standards require the most frequency accuracy of less than 0.2ppm. Also note that the 
GSM (Global System for Mobile Communications) standard is the most widely used 
digital standard worldwide and it demands the most fkom frequency synthesizers. Both 
the frequency accuracy and switching speed of GSM are very aggressive. 
In an effort to extend the use of wireIess transmission fiom merely voice, new third 
generation standards are beginning to emerge. The objective of 3rd generation wireless 
standards can be summarized as: 
Full coverage and mobility for 144Kbps, preferable 384Kbps; 
Limited coverage and mobility for 2Mbps; 
Hïgh spectrum effrciency compared to existing systems; 
High flexibility to introduce new services. 
The bit rates of 384Kbps and 2Mbps were set in order to meet current video 





























CHAPTER 2. BACKGROUND 7 
generation standards that have emerged. One is cailed wideband CDMA 1301 (or 
WCDMA). WCDMA standard has received wide acceptance in Europe, Japan, and 
North Arnerica This standard was made backwards compatible with the GSM 
standard. Another version of WCDMA, called cdma2000 [31], was created to be 
backward compatible with the 1s-95 standard. 
Wideband CDMA has a nominal bandwidth of 5MHz. This has been done in order 
to incorporate data rates of I44Kbps, 384Kbps, and 2Mbps. In order to be compatible 
with GSM, different grades of data transmission have been created. The lowest grade 
king a 200- channel (which is the same as the GSM). Higher data rates can be 
achieved by combining several GSM channels. 
Current TDMA-based technologies [32] (GSM, 1s-136, IS-54) use a single voice 
channel for data per user, which delivers data at a rate of 9.6Kbps and 14.4Kbps. 
Today, new standards enabling high-speed wireless data transmission are emerging. 
These standards, which exhibit some features of 3* generation standards, are 
extensions of current 2nd generation standards. Such standards are referred to as 2.5 
generation or 2+ generation standards. The two most popular are the GPRS D3] 
(general-packet-radio service) and HSCSD [33] (high-speed circuit switched data) 
standards. HSCSD is a circuit switched data transmission that c m  offer as much as 
76.8Kbps. This is done by dedicating more than one channel to a user. Circuit 
switched data transmission entails that a dedicated comection must be established and 
this comection cannot be broken und a l l  transmission is complete. GPRS, on the other 
hand, is a packet switched data transmission that cm offer data rates over 100Kbps. In 
packet switched transmission, a physical connection only exists duMg the transmission 
burst. This means that the channel is used more efficiently. This also means that in 
GPRS, users could be "Virtually" connected for hours at a the  and ody incur 
comection charges during transmission bursts. GPRS is expected to be the main 
enabling technology for high-speed wireless intemet access in the near future. 
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As shown in Table 2.1, GPRS requires fast switching fiom one channel to another. 
This is due to the fact that GPRS uses a combination of TDMA and FDMA. In this 
type of wireless transmission, each user is reserved a certain t h e  slice (called a h e )  
to transmit the data When the fiame transmission is over, the next user transmits his 
own fiame, which c m  be transmitted at a difTerent frequency. In this case, a certain 
time period must be docated for the fkequency synthesizer to complete switching fkom 
one fbquency to another. If less time is allocated for this fiequency switching, more 
t h e  can be ailocated for data transmission, and hence data transmission rates c m  be 
increased. In the GPRS standard, the fiequency synthesizer is given less than 200p to 
switch from one frequency to aaother. Frequency synthesizer switching time is 
expected to be constrained even M e r  as  data rates increase. 
Another important requirement in wireless standards that directly affect fkequency 
synthesizers is spectral purity. Table 2.2 shows the spectral purity requirements of 
some of the znd generation wireless standards. The spectral purity requirements depend 
on several parameters, which include the data signal's dynamic range, channel spacing, 
and the modulation technique. 
standards Table 2.2. Spectral purity requirements of some generation wirelesl 







There are three main types of wireless receiver architectures, as shown in Fig. 2.l(a)- 
(c). The fmt one is the double-IF receive architecture in such an architecture, the input 
RF fiequency is down mixed to two intermediate fiequencies 0 before it is converted 
to a baseband signal. Although this yields high spectral purity, this architecture 
Phase noise requirement 
-14ldBcfi  @ 3MHz 
-13 ldBc/Hz @ 4.7MHz 
-96dBclH~ @ lOOKHz 
-123dB~/H~ @ 6ûûKHz , 
- 120dBc/Hz @ 5OKHz 
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requires the most off-chip components. It also has the most demand fiom the 
fkequency synthesizer, since three different frequencies must be generated. Another 
architecture, single-IF receiver, attempts to reduce the nurnber of off-chip SAW fdters 
by reducing the number of intermediate fkequencies to one. The third architecture, the 
direct conversion architecture, no intermediate fiequencies are used, which means that 
no SAW fiters are used. This is the most suitable architecture for fidi integration, and 
it has the least demand from the fkequency synthesizer. 
conversion architecture 
2.3 Classical Phase-Locked Loop 
2.3.1 Basic Operation 
The Phase-Locked Loop (PLL) is the most cornmonly used form of fiequency 
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synthesizer used in wireless systems. The classical PLL consists of a voltage-controlled 
oscülator (VCO), a fiequency divider, a phase frequency detector (PFD), and a loop 
hlter &F) as shown in Fig. 2.2. Now the operation of each component is descrïbed. 
The VCO produces a frequency proportional to its input voltage. More specifically, 
a2 = a0 + KOuf (t) (2*U 
Figure 2.2. Classical PLL 
where COQ is the &e oscillation fkequency (fkquency at which the VCO oscillates at 
when no input frequency is applied) measured in rads, and & is the VCO gain 
(measured in s-'y1). The PFD compares the input signai, ui(t), and the feedback 
signal, u2(t), and produces an output which is proportional to the phase difference 
between the two signals. In terms of a mathematical description, the operation of the 
PFD may be expressed as 
ud (t) = Kdee (2.2) 
where K,-J is the gain of the PFD and 8, is the difference in phase between ul(t) and ut(t) 
(measured in rads). The units of & is varad-'. The purpose of the loop fdter is to 
control the bandwidth of the closed loop system. The loop bandwidth, in tuni, controls 
the settling time, or lock-in tirne of the PLL- The loop filter, in most cases, is a second 
or third order low-pass filter. The frequency divider allows the input frequency to be 
lower than the output frequency by a factor of N. Note that if the value of N is 
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variable, then the PLL-based hquency synthesizer can be used to synthesize different 
fkquencies. 
The operation of the PLL is actually quite simple. If the input signal's phase is 
lagging behind the phase produced by the VCO, this means that the VCO frequency is 
too high and hence must be lowered. The phase detector handles this by producing an 
inhibithg signai to the loop filter, which in turn lowers the voltage input to the VCO, 
udt). As can be shown by Equation (24, lowering udt) amounts to lowering ~ ( t ) .  the 
output fiequency of the VCO, which is what is desired. On the other hand, if the input 
signal's phase is leading that of the VCO, the PFD produces an excitatory signal to the 
loop filter, which increases the output voltage of the loop filter, and in tum, increases 
the output frequency of the VCO, as  desired. 
Frequency accuracy is ensured by the (Us) term in the VCO, whkh acts as an 
integrator. Typically, another pole is contributed by the loop fiZter in order to ensure 
that the phase is also equalized to the input reference signal. This configuration would 
ensure both frequency and phase stability of the PLL's output. 
2.3.2 PLL Performance Measures 
There are several figures of ment which objectively determine the PLL's performance. 
These figures of merit may be broken down into three categories[l]. One category of 
such figures describe the acquisition characteristics of the PLL. The four acquisition 
characteristics measures are: 
Pull-in range Am: This is the maximum fiequency deviation range which the PLL 
can tolerate without becomuig unstable. If the frequency change in the input is 
smaller than this, then the PLL will eventuaily relock into the new fiequency. 
Pull-in time Tp: Time required for the pull-in process. 
Lock range Am: This is the maximum fiequency step that can be applied to the 
input of the PLL while still maintainhg lock to within a single beat note (phase 
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difference of 2x) between the reference fiequency and the output fiequency. 
Lock-in tinze TL: Time required for the lock-in process. 
Another category of performance measure determines the tracking capabiZir>, of the 
PLL. The only performance measure belonging to this category, which is considered in 
this study, is: 
Pull-out range A m :  This is the maximum fiequency step that can be applied to 
the input of the PLL while stiU having the PLL to re-lock quickly. If the fi-equency 
step is greater than this quantity but l e s  than the pull-in range, relocking will be a 
slow process. 
Fig. 2.3 shows the relationship between the different frequency ranges of the 
acquisition characteristics and tracking capability characteristics of the P L h .  
Figure 2.3. Relationship between various fkequency ranges 
The third category is sometimes referred to in some texts [1,2] as the noise imrnunity, or 
the noise rejection capabilit-y, of the PLL. The total RMS phase error in a wireless 
transceiver can be contributed from several factors. The fiequency synthesizer is one 
of them. When designing a PLL fkequency synthesizer for wireless applications, the 
RMS phase error contribution of the fiequency synthesizer should be no more than 2 
degrees [33]. The PLL's RMS phase error, is also referred to as close-in phase noise, 
which is the phase noise within the closed loop bandwidth of the PLL. It should be 
noted that the close-in phase noise determines the bit error rate (BER) of the entire 
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system. The larger the bandwidth, the more phase noise is integrated Noise within the 
closed loop bandwidth of the PLL can cause modulation on the VCO control voltage, 
which in tum causes phase excursions at the VCO's output. The peak excursion AT 
can be described as 
If Acp is srnall (which is the case for 2 degrees), then Equation 2.3 simplifïes to 
This equation shows that the noise spectrum is a sum of a large number of offset 
frequencies around the carrier due to phase modulation of the VCO. The level of noise 
sidebands on each side c'f the carrier is 
* 
Frequency (Hz) 
Figure 2.4. Measure of SSB phase noise in frequency synthesizers 
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Integrating over the fiequency range of interest (closed ioop PLL bandwidth, BW) 
gives the final equation for the close-in phase noise as 
Single sidebnnd (SSB) phase noise outside the loop bandwidth is also important. It is 
defuied as the distance (in dB) fkom the amplitude of the center frequency to the 
amplitude of the sidelobe at a specified frequency distance (as shown in Fig. 2.4). The 
unit of measure is dBc/Hz @ camier offset frequency (in Hz). 
It is important to note that phase noise is reiated to the noise of the semiconductor 
devices king used[73,74]. For metal oxide semiconductor (MOS) devices, the two 
main contributors of noise are flicker (or 110 noise and thermal noise. m e n  
implementing a VCO in MOS technology, the transfer function of the VCO becomes 
H(S)=S-~, and the flicker noise is translated to f3 noise. Thermal noise is a form of 
amplitude noise. When applied to VCOs, the thermal noise modifies the zero crossings 
of the output of the VCO. This random modifïcation of the zero crossings results in 
phase errors, or phase noise. 
2.3.3 Charge-pump PLL 
In order to have an idiinite capture range, an active filter must be used for the loop 
filter. Unfominately, this is not a suitable structure for wireless applications since an 
active loop filter introduces a significant amount of noise (since active components are 
on whenever the PLL is turned on). Altematively, wireless systems usually employ a 
charge-pump based PLL 1371. Fig. 2.5 shows a block level diagram of a charge-pump 
based PLL. The reasons for their popularity include extended lock range and low cost 
1371. As its name implies, a charge pump is responsible for injecting a fixed amount of 
current to the loop filter. The charge pump is controlled by the PFD. If UP=l, then 
current is injected into the loop filter, and hence the voltage across the loop fdter is 
increased. If DN=1, on the other hand, an equal amount of current is drawn out of the 
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loop filter, and thereby decreasing the voltage across the loop fdter. Note that dming 
locked condition the cunent sources of the charge pumps are on for a smaii fraction of 
the time, as opposed to being on ail the time as in PLLs utilizing active filters. It is for 
this reason that charge pumps exhibit less in-band noise and are preferred when 
implementing PLLs fore wireless systems. Unless otherwise stated, ail PLLs fkom this 





Figure 2.5. Charge pump based PLL 
2.3.4 Closed Loop PLL Analysis 
For the classical PLL, shown in Fig. 2.6, it is instructive to obtain the various transfer 
functions of the PLL. Assuming that the closed loop bandwidth of the PLL is less than 
the reference frequency by at least an order of magnitude, the PLL may be thought of 
as a linear device. The transfer functions are given as 
H, 6) = 
Kd K , W  fkom input to VCO output 
s + KdK,F(s) / N 
s K d W  
H2(s) = s + K,K,F(s)lN fkom input to LF output 
CEUPTER 2. BACKGROUND 16 
H3 (SI = sKd h m  input to PFD output 
s + KdK,F(s)/N 
îkom PFD to VCO output 
K'3 
H5(S) = s + KdKoF(s)/N fiom LF to VCO output 
These equations may be used to evaluate the effect of injecting noise at different points 
in the PLL on the output response of the PLL. 
Equation (2.7) is the basic P U  transfer function. Assuming a charge pump PLL 
with a first order loop filter, HI(s) may be rewritten as: 
1 
PK~(R+-$ 
Hl (SI = 25c 1 (2.12) 
S+-%,(R+&)/N 2x 
Equation (2.12) is a second order system. The nahiral frequency and damping factor 
are then given as 
The 3-dB bandwidth of the znd order PLL is given as 
Since the loop filter introduces one pole and the VCO acts as a second pole, both the 
frequency and phase are maintained at a constant value during locked conditions. 
As long as the PLL is within the lock-in range, the PLL c m  lock to within one beat 
note. The lock-in range is given as 
AuL = ~ I T ~ O ,  (2.16) 
Using equations (2.13) and (2.14), the lock-in range cm also be expressed as 
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As Iong as the fiequency deviation is less than the lock-in range. the PLL will lock 
within one beat note (i.e. within 2% radians), which is given as 
where Am is the step fiequency change in radskec. Using equations (2.13) and (2.14), 
the lock-in t h e  can also be expressed as 
TP = seconds 
R (K& )2 -- 
where Af is the step fiequency change in hertz. 
2.3.5 Phase noise performance 
As eluded in section 2.2.2, there are two types of phase noise in PLL frequency 
synthesizers. The fïrst is close-in phase noise, usually caused by the extemal frequency 
reference source and noise in the charge pump circuitry, and the other is short term 
phase noise, usually contributed by the VCO [3]. Fig. 2.7 demonstrates the effect of 
the PLL loop on the phase noise of the VCO. It seems that the closed loop PLL 
effectively suppresses the phase noise of the VCO up to its bandwidth. To understand 
how this works, consider a simple PLL mode1 with additive noise injected into the 
VCO input. If the input is taken to be from the input referred VCO noise source and 
the output from the VCO output, the transfer function becomes that of (2.1 1). 
Assuming a fist  order loop filter and a linear charge pump based PLL, (2.11) becomes 
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This is clearly a high pass filter. The denominalor of H5(s) is the same as Hl(s). This 
means that the bandwidth of the high pass filter is equal to the bandwidth of the PLL, 
which is consistent with Fig. 2.6. The larger ;he P U  bandwidth, the more VCO 
generated phase noise is suppressed. This makes sense since the larger the PLL's 
bandwidth, the faster it can correct for any phase deviations that the VCO produces and 
hence the magnitude of the phase deviations are limited. This type of phase noise is 
referred to as short-term phase noise. 
Another potential source of phase noise in phase locked-loops is fiom power supply 
bounces. For PLL-based clock generators used in microprocessor and digital signal 
processor @SP) chips, this is a major source of phase noise, or jitter, since the PLL 
resides on the same chip with a large digital circuit block. In the design of front-end 
wireless systems, however, the phase locked-loop frequency synthesizer resides on an 
independent chip and its power supplies are well regulated. Therefore, this source of 
phase noise is not a major issue in the design of front-end phase locked-loops for 
wireless applications. 
c FhaYo Noise 
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Figure 2.6. Phase noise in a closed loop PLL system 
Long term phase noise (or more commonly referred to as close-in phase noise) results 
nom the phase noise contributed by dl other PLL components as weii as the crystal 
oscillator driving the PLL. Noise generated by the crystal osciilator is shaped by the 
transfer function Hr(s), which is a low pass filter. The other transfer functions Hz(s) to 
&(s) are al1 low pass filter transfer functions. This means that the larger the 
bandwidth, the more phase noise contributions are generated by al1 PLL components 
other than the VCO. Therefore, there is a trade-off in choice of the PLL bandwidth. 
Larger bandwidth leads to more phase noise suppression generated by the VCO, but 
allows more phase noise generated by the other PLL cornponents. For a properly 
designed PLL, the close-in phase noise is dominated by the charge pump. 
2.4 Fractional-N Phase-Locked Loop 
2.4.1 Basic Operation 
Fractional-N PLLs [34] offer a cost effective method of achieving low phase noise and 
fast lock times. The frequency divider in fractional-N PLLs toggles between one of 
two division ratios to generate an average division ratio, N.f, that lies between these 
two division ratios, where N is the integer division ratio and f is the fractional division 
ratio. The division ratios are usually chosen such that they differ by a factor of one. 
For example, if a division ratio of 4 is chosen in four clock cycles and a division ratio 
of 5 is chosen in one clock cycle, an average division ratio of (4*4+5*1)/5=4.2 is 
achieved. A diagram of a fractional-N PLL is shown in Fig. 2.7. 
Fractional-N PLLs have several advantages. Since fractions of the reference 
fiequency c m  be achieved, the reference fiequency can exceed the charnel spacing. 
This enables a reduction of the size of the fiequency divider, N. This helps in both 
reducing the close-in phase noise as weil as reduce the lock tirne. The major 
disadvantage of fractional-N PLLs is that it produces fiactional spurs, which are 
ciifficuit to attenuate, even with a narrow loop bandwidth. 
BACKGROUND 
T 
Figure 2.7. Fractional-N Phase-locked h o p  
2.4.2 Analog Compensated Fractional-N PLL 
One common solution to eliminate spurs generated by fractional-N PLLs is referred to 
as analog compensation [35]. A block diagram of a fractional-N PLL using this 
technique is shown in Fig. 2.8. This technique is based on the fact that the contents of 
the accumulator used in the fiactional-N divider is proportional to the phase error at the 
output of the VCO. Therefore, the phase error can be eliminated by converting the 
digital contents of the accumulator into an analog signal and subtracting it fiom the 
control voltage, Vc. This is accomplished by using a current-type digital-to-analog 
converter (DAC). A current-type DAC is nothing but a bank of current sources which 
are switched on and off by digital control signals. In this case, the digital control 
signals corne from the accumulator output bits. The size of the DAC currents with 
respect to the charge pump currents depends on the fractionality used. if a fractionality 
of eight is used, 3 bits are taken fiom the accumulator, and the DAC current sources are 
shed to by one-eighth of the charge pump currents. The larger the fractionality used, 
the higher the reference fiequency becomes, which reduces the PLL's lock t h e .  
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Figure 2.8. Analog compensated fractional-N PLL 
Unfortunately, fiactionality beyond 16 is hardly used since it is difficult to match 
the DAC current sources; fuahermore, the DAC current sources start to occupy a 
si@icant portion of the o v e r d  PLL chip area. DAC nonlinearity errors are not an 
issue in this application since the DAC size is very s m d .  Other limitations of this 
technique includes in the inability of the andog integrated circuits to accurately 
produce the error signal to be subtracted from the control voltage. This will be 
explained in more detail in chapter 3. Most commercial products implementing this 
technique report a spur reduction to nearly -70dBc [4,5,15]. The major advantage of 
this architecture is that it is a low-cost and low-power solution to frequency synthesis 
with reasonable frequency accuracy. 
2.4.3 Sigma-Delta Compensated Fractional-N PLL 
Another method, which has recently gained popuhity, is known as sigma-delta 
compensated fractional-N P U ,  or simply AE PLL [36]. Instead of attempthg to 
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elixninate the phase errors in fkactional-N PLLs, this technique noise shapes the phase 
errors to higher frequencies. This is done by using the output bits of a digital AX 
modulator to change the fkequency division ratio in a random marner. The closed loop 
bandwidth then acts as a low-pas Nter, which eliminates the noise shaped error terrns. 
Fig. 2.9 shows a block diagram of a AZ PLL. The major advantages of this technique 
include larger loop bandwidths (which result in faster Iock times), less phase noise due 
to noise in the PFD and charge pumps. The two major disadvantages of this technique 
are increased circuit cornplexity (which e n t d s  larger power dissipation and area) and 
high phase noise at higher frequency offsets. 
-r 
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Figure 2.9. XA PLL Architecture 
2.5 Fast Lock Phase-Locked Loop Techniques 
The four key performance meûics in designing a frequency synthesizer for wireless 
systems are power dissipation, cost, spectral purity, and lock time. In this section, 
techniques for reducing lock thne in PLL for wireless systems are reviewed. Fast lock 
techniques used for PLLs can be divided into five categories: 
DSP/digital methods, 
Dual-loop/dual-PLL architectures, 
Feed-forward compensation methods, 
Variable loop bandwidth methods, and 
Figure 2.10. DSP PLL Architech& 
In the f k t  method[6], digital signal processing techniques are used to control the 
VCO control voltage, as shown in Fig. 2.10. A digital word is used to represent the 
reference fiequency and a digital word representing the divided frequency from the 
VCO are subtracted from each other to produce an error tenn. This subtractor replaces 
the PFD. The error term is then fed into a digital loop filter. The output of the loop 
filter is fed into a digital-to-analog converter (DAC). In this implementation, there are 
no reference spurs produced. which means that very large loop bandwidths can be 
produced. Large Ioop bandwidth translates to fast lock the. Three main limitations 
exist in this architecture. First the size of the DAC may be large. It was estimated that 
a 27-bit DAC was required to achieve the required accuracy for the GSM and GPRS 
wireless standards. Secondly, spurs are generated due to nnite word length truncation. 
Furthermore, overfiow in the subtractor (used in place of the PFD) or the loop frlter 
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complexity DSP portion is quite large, which negatively affects the power consumption 
and area of the fiequency synthesizer. 
---------------_ 
1 I 
Dual-loop PLL architectures have also been reported in iiterature[7], which are 
capable of fast frequency lock times. A block diagram of the dual-loop PLL is shown 
in Fig. 2.11. The fust loop is used for channel selection. It produces an RF output 
signal and is then fiequency divided to achieve good phase noise. This signal is fed to 
the second loop, which contains a fixed divider (div 4), and an image rejection mixer 
with a fixed input reference fiequency of 200MHz. The advantage of this approach is 
that there is no need for fractional-N divider (less spurs). The second PLL has a very 
high bandwidth and the close-in VCO noise is weii suppressed. High bandwidth dso 
translates to fast lock the .  The major disadvantages of this architecture include 
integration diffkulty (2 PLLs + mixer), large power consumption and area, and 
nonlinearities in the image rejection mixer may produce large spurs. 
A dual-PLL architecture [8] may also be used to reduce lock tirne. A dual-PLL 
architecture is shown in Fig. 2.12. This architecture has been shown to have a lp lock 
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tirne when used for fiequency hopping applications. The two PLLs work in paralleI, 
but only one is active. While one PLL is producing the desired output fi-equency, the 
other is locking to a new fiequency. A switch is used to select between the two. The 
lock time is set by the speed of the switch. The two disadvautages of this architecture 
are integration difnculties (2 separate PLLs), and the switch may produce nonlinear 
distortion when switching fiom one PLL to the other. 
Figure 2.12. Dual PLL architecture 
In a feed-forward compensated PLL 191, shown in Fig. 2.13, the knowledge of the 
desired fkequency is used to pre-tune the VCO control voltage to near lock conditions. 
This is done by a DSP and a DAC. The DSP calculates the required control voltage 
and the DAC translates it to the pre-tuned control voltage. The DAC is implemented as 
either a standard DAC plus analog adder or a digitally controlled bank of charge 
pumps. Once pre-tuned, the regular PLL loop takes over to perform final lock. The 
lock time is limited by the accuracy of the DSP and DAC to produce the correct control 
voltage. Limitations of this architecture include the dificulty in implementing the 
DAC. For the standards such as the GSM and GPRS standards, a large DAC (>25 bit 
DAC) is required to cover the entire fkquency range with reasonable accuracy. 
Another major d.ïffïculty with this architecture is that the accuracy of the feed-forward 
technique is underrnined by the VCO inaccuracy, which significantly affects switching 
speed. VCO inaccuracy results from process variation (if the VCO is implernented on- 
chip) or fiom variation of VCO characteristics fkom one VCO chip to another. 
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technique would have lost its advantage. Optimal switching fiom one bandwidth to 
another is still an active research topic. 
Fin 
-L VCO 
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Figure 2.14. Two mode PLL architecture 
One recent proposal to switching from one bandwidth to another is reported in [12]. 
In this approach, which is referred to ai optimal gear shifting, a measure of how far the 
PLL is away from lock condition is used to tune the current sources ui the charge 
pumps. This way, the bandwidth is increased or decreased to achieve optimal lock time 
conditions. The major limitation of this technique is that the charge pumps produce a 
signincant amount of phase noise. 
One technique that mixes digital techniques with variable loop bandwidth 
techniques is reported in [13]. In this implementation, shown in Fig. 2.15, a frequency 
difference detector (FDD) circuit is used. A FDD detects the difference in frequencies 
and produces a digital word representing this difference. The digital word is then fed 
into a DAC, which transfers this word into an analog signal which drives the loop fdter 
directly, as shown in Fig. 2.15. First, the feedback of the main loop is inhibited, and 
instead the FDD-DAC-LF-VCO-FDD loop is enabled. As long as the FDD detects 
frequency differences from the VCO and Fin, it charges/discharges the charge on the 
loop filter's capacitor. This brings the PLL close to lock condition. The regular loop 
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fïlter then takes over. The major disadvantages include increased circuit complexity 
and only a marginal 2x improvement over a two-mode PLL. 
DIV 
Fout - 
Figure 2.15. Fast lock PLL architecture employing FDD circuitry 
One recent attempt to improve lock times in PLLs employs hquency-to-voltage 
conversion [14]. The main idea behind this approach is to convert both reference 
fkequency and feedback fiequency from the VCO (or feedback divider) to a voltage 
using special frequency-to-voltage converter circuitry. The two signals are subtracted 
in the analog domain using an operational amplifier (opamp). The signal is then fed to 
the VCO control voltage. A lock time of 2 p  is reported for 2ûûMHz output fiequency. 
The major disadvantage of this approach is that it only fiequency loch, no phase lock 
is performed; this makes modulation (indirect or direct) difncult. Another concern is 
that noise contribution of the opamp and fiequency-to-voltage converters may be 
slgnificant. Also, mismatch in the two fiequency-to-voltage converters c m  cause an 
output frequency error offset. 
Chapter 3 
Analysis of Fractional-N PLL 
3.1 Introduction 
Fractional-N PLL-based fkequency synthesizers have been the mainstream fiequency 
synthesis rnethod for nearly all wireless applications. Its merits include fast lock t h e  
and low phase noise. Its design has a large impact on the power consumption, area, and 
overali transceiver performance. 
In this chapter, fractional-N phase-locked loops are analyzed in more detail. Closed 
form solutions for the prediction of the spur location and strength are developed. This 
is done by detennining the Fourier Senes coefficients of the output response of 
fiactional-N P U S .  Both uncompensated fractional-N PLLs and analog compensated 
fractional-N PLLs are analyzed. The lock time performance of fractional-N PLLs are 
also investigated. Issues such as fkequency and phase locking phenornena are analyzed. 
This includes derivation of frequency lock time based on a time-domain analysis of the 
PLL- 
Uncompensated Fractional-N PLLs 
3.2.1 Tirne Domain Analysis 
The overall PLL mode1 for an uncompensated fractional-N PLL is shown in Fig. 3.1. 
The "R" signai, shown in Fig. 3.1, is the input reference signal and the "V" signal is the 
feedback signal fiom the frequency divider. The width of the R and V signals are 
assumed to be one reference fiequency period and one prescaler period, respectively. 
The fractional divider is assumed to divide only by two values N and N+1. The duai 
modulus control signal cornes fkom the carry-out signal of an accurnulator. A timing 
diagram of the uncompensated PLL is shown in Fig. 3.2. Note that the "U" and "D" 
signals are the W and DOWN signals which corne fiom the phase-frequency detector 
(PFD) and go into the charge pump. As the figure reveals, each puise of the "V" signal 
is delayed by one thne step (prescder width) with respect to the previous "V" pulse. 
The pulses of the "R" signal, on the other hand, are equaily spaced. This creates a 
monotonically increasing error signal, which if uncorrected would cause the PLL to 
lose lock, and potentidy become unstable. 
Figure 3.1. Mode1 for uncompensated fraçtional-N PLL 
Note that the total current is incrementally increased as the V signal lags further behind 
the R signal. This should reduce the control voltage and reduce the output fkequency of 
the VCO. During lock condition, the control voltage should be constant over an 
averaged amount of tirne. In other words, the total average current fkom the charge 
pump should be summed to zero. The PLL accomp~shes this by phase shifting the V 
signal, with respect to the R signal, in such a way that the total current over one 
fractional period is equal to zero. If the charge pump current is denoted by I,, then 
the folIowing relationship must hold 
'pump Ro - [t VO - A))+ - . + (t R_, - (t Vm-, -A))= 0 
where 
Im 
m =  
FD 
GCD(FD, FN) 
Figure 3.2. Ideal waveforms for uncompensated fiactional-N PLL 
- 
and A is the phase shift of the V signal, FN is the fkactional numerator, and FD the 
fractionai denominator of the desired fractional channel. Note that the V signal is 
periodic with period equal to m-TEf, where Tmr is the penod of the reference signal. 
The fiactional period, m, is maximum when the fiactional numerator and denominator 
1 
- - 
are relatively prime. The t ~ i  and tvi senes are the start times of the positive edges of the 
pulses of the "R" and 'V" signals, respectively. Equation (3.1) can be rewritten as 
tRo -ktRI f -**+tRm-, -[tVO +tV, +*.-+tVm-, ) + ~ - A = o  (3.2) 
Since t ~ i  occw at regular intervals and the spacing between two tvi signals depends on 
the contents of the fractional accumulator, equation (3.2) can be written as 
where FRDi is the contents of the accumulator at time instant "Y, where "i" ranges 
from O to m-1, and T, is the period of the output signal fiom the prescaler. It is 
assumed that the granularity of the fiactional divider is limited to one prescaler period. 
SimpliQing equation (3.3) m e r  yields 
m-l 
Solving equation (3.4) for A yields 
which is the general equation describing the phase shift of the V signal d u h g  lock 
condition of the uncompensated fiactional-N PLL. Considering the simple case when 
(m-1)-FNm, the "mod" operator in equation (3.5) cm be dropped and the phase shift 
can be expressed as 
Table 3.1 below shows an example of how b ~ f t  varies with the fractional ratio. A 
fractional denominator of 8 was fixed. Note that equation (3.6) applies for the 
fractional channels of 8 ,  $, and $ . 
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Table 3.1. Variation of time shift with fractional ratio 
Fig. 3.3 below shows the waveforms of an uncompensated fractional-N PLL with the 
phase shift phenornenon taken into account. 
1"eC n U 
Figure 3.3. Waveforms for uncompensated fiactional-N PLL with time shift 




Figure 3.4. Ideal current pulse fiom charge pump 
In order to be able to predict their spus, the fiequency response of uncompensated 
&actional-N PLLs must be analyzed. First, a single current pulse fiom the charge pump 
is analyzed. An ideal rectangular pulse, as shown in Fig. 3.4, is first assumed. The 
center point of this rectanguiar pulse is given as 
For i d ,  the center point becornes tR -+- t,, . For general i, the center point may be 
expressed as 
which can be simpmed to 
where Ati = tR - t ~ i  = Tm-mod(i.FN,F'D)). From Fig. 3.4, the pulse width of the 
rectangular pulse can be given as 
Using the following two Fourier Transform pairs [70] 
and 
the fkequency response of the rectangular pulse can be given as 
R~ (O) = (- ~t~ + tSGfi). sin[+ 4- ~ t i  + )Ie-jmo 
L w ( - - ~ t ~  2 + t,,,) 
where 
t ,  = t, + ~ - i + i ( - ~ t ~  + ,,) 
Note that Ri(a) can take on positive or negative values depending on whether or not Ati 
is greater or less than tshift. Equation (3.13) gives the fkequency response for one "m" 
period (where m is given by Equation (3.2)). Since the rectangular pulse of Fig. 3.4 is 
periodic, the correct fiequency response is given by the Fourier Series, not the Fourier 
Transform. The Fourier Series (F.S.) coefficients of the periodic rectanguiar pulse is 
given as  
- Ati +tm sin[kcuo+(~ti+tm 
C k j  - )le-,i%t, 
='O km, ) ( ~ t ~  + tt,,,) 
where is given by equation (3.14) and m, = 2. and To is equal to "m". 
In order to verify the above model, a tirne-domain simulation was constmcted. A 
Fast Fourier Transform (FFT) was then applied to t h i s  simulation in order to obkh  the 
frequency spectnim. These simulations were done using Matlab [16]. 
Figure 3.5. ~imditioion results with phase shifting not into account 
Fig. 3.5 shows the simulation resdts of an uncompensated fractional-N PLL 
without taking into account the phase shifting phenornenon. The plot was normaked 
such that the surn of the coefficients is equal to one. A fractionality of 8 was assumed 
(i.e. FD=8). As shown, the DC term, CO, is nonzero. This iadicates that there will 
always be a net positive or negative charge applied to the loop filter, which would 
cause the VCO fiequency to drift. Also, the spectnim is symmetric. This means that 
the spectrum of FN=l is equal to that of FN=8, and the spectnim of FN=2 is equai to 
that of FN=6, and so on. 
(cl (4 
Figure 3.6. Simulation results with phase shifting taken into account 
Fig. 3.6 shows the simulation results of an uncompensated fractional-N PLL with 
the phase shifting phenomenon taken into account, as described by equation (3.5). As 
with Fig. 3.5, the Fourier Series coefficients were normalized such that the sum of the 
coefficients is equal to one. In this case, dl DC terms, CO, are equai to zero. This 
verifes that the phase shift value, predicted by equation (3 .9 ,  is correct. AIso note that 
the maximum spur level is equal to the desired fractional channel, as expected. As in 
the previous case, the frequency spectnim of the Fourier Series coefficients is also 
symmetric. Also note that the shape of the spectrum is also the same as in Fig. 3.5, 
except the DC term is equal to zero- 
, 
Equation (3.15) must be vefied to be correct. A plot of the Fourier series must be 
equal to that of Fig. 3.6. In order to plot the coefficients of the Fourier Senes, it is 
necessary to take the following sumrnation first: 
Equation (3.16) was plotted and found to be identical to Fig. 3.6. This verifies that the 
Fourier Series coefficients predicted by equation (3.15) are correct. 
3.3 Analog Compensated Fractional-N PLLs 
3.3.1 Time Domain Analysis 
Analog compensated fractional-N PLLs behave quite differently from their 
uncompensated counterparts. Fig. 3.7 display s the mode1 of the analog fractional-N 
PLL used. As shown, the contents of the accumulator are fed to a digital-to-analog 
converter (DAC), which produces a current proportional to the value contained in the 
accumulator. This value is then subtracted fiom the loop filter. This has the effect of 
ideally completely eliminating the unwanted charge pump curent generated by the 
accumulating quantization error in the V signal. 
Figure 3.7. Mode1 for analog compensated fhctional-N P U  
Figure 3 -8. Waveforms for analog compensated fractional-N PLL 
Fig. 3.8 shows the waveforms of an analog compensated fractional-N PLL. As 
indicated, the negative cancellation current has a Iarger width than the hctional error 
current. This is mainiy due to the difficulty in constructing electronic circuitry which 
can accurately produce the same narrow pulse width as the fractional error current. 
Instead, a wide pulse width correction signal is 
adjusted such that the area of the correction pulse is 
Since the net current over one fiactional period is 
constmcted and its amplitude is 
equal to the fiactional error pulse. 
ideally equd to zero, there is no 
phase shifting as in the uncornpensated fiactional-N case. 
3.3.2 Frequency Domain Analysis 
In order to compute the ES. coefficients of the analog compensated fiactional-N PLL, 
the waveforms shown in Fig. 3.8 are used. First note that the fiactional error current 
pulses have a width equal to Ac, as before. The F.S. coefficients of the fractional error 
pulses then become 
The compensation current pulses have the same center points as the fractional error 
pulses, however, thei. widths and heights are different. Assuming a fixed pulse width 
of "pw", the compensation current becomes 
This ensures that the total charge delivered by the analog compensation circuitry is 
equal to the charge defivered by the fractional error pulse. Using this value, the F.S. 
coefficients of the compensated current pulses become 
Therefore, the F.S. coefficients for the analog compensated fiactional-N current pulses 
are 
s i n ( k ~ ~  . Ati / 2) s i n ( k ~ ~  PW 2)  -jm &T+(T-~-A~; l2)]k 
Ckj  -- 
=O 
'Pmp Ati kmo -Ati / 2  -Lw * P ~ *  kao *pw/2 
(3.15) 
where CO,, = $ : and To is the period which is equal to "m" in equation (3.2). 
3.3.3 Model Verincation 
In order to ve- the above model, a time-domain simulation was constructed. A Fast 
Fourier Transform m) was then applied to this simulation in order to obtain the 
kequency spectnun. These simulations were done using Matlab 1161. 
U . . . . . .  
U - 




Figure 3.9. Simulation results of the analog compensated Fractional-N PLL 
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Fig. 3.9 shows the simulation results of an analog compensated fiactional-N PLL. 
The plot was normalized such that the sum of the coefficients is equal to one. A 
fiactionality of 8 was assumed (Le. FD=8). Other parameters included a prescaier 
period of 2ns, compensation pulse width of 64ns, and a reference period of 25611s. As 
shown, the DC term, CO, is zero. This is a direct result of the negative compensation 
currents used. It is interesting to show that the output spectrum at higher fiequencies is 
nonzero. This means that even under ideal conditions, where the compensation current 
is exactly equal to the fiactional error current, analog fractional-N PLLs do not 
completely cancel out fiactional spurs. As before, the analytical mode1 was consistent 
with the simulation plot shown in Fig. 3.9. 
One interesting issue is the placement of the compensation pulse. In the analysis in 
this section, it was assumed that the center points of the fiactional error pulse and the 
compensation current pulse are lined up. The compensation curent pulse can also be 
inserted before or after the fiactional error current pulse. In order to determine which is 
more optimal, relative F.S. coefficient magnitudes for the case of FN=1 is shown in 
Table 3.2 below. As shown, inserting the compensation current pulse left or right of 
the fiactional error pulse has the same effect, since the two options are equally spaced 
with respect to the fractional error pulse. The table also reveals that aligning the 
centers of the fiactional error pulse and the compensation pulse gives the best results. 
Table 3.2. Effect of varying compensation pulse position on magnitudes of F.S. 
coefficients 
i t Position 




















Another interesthg experiment is to vary the width of the compensation pulse. 
When the width of the compensation pulse is equal to that of the fiactional error pulse, 
the output frequency spectnim of the charge p u p  is flat. This means that the 
fiactional spurs are completely eliminated. However, as discussed earlier, it is difncult 
to control the width of the compensation current pulse. Table 3.3 shows that varying 
the pulse width has a large impact on how much the h t i o n a i  spurs are suppressed. 
The F.S. coefficients can Vary by as much as 50dB depending on the width of the puIse 
width. As shown in the table, the narrower the compensation pulse, more of the 
fkequency spectnim is attenuated. 
Table 3.3. Effect of varying the compensation pulse width on magnitude of F.S. 
coefficients 
3.4 Lock time characteristics of Fractional-N PLLs 
3.4.1 General Locking characteristics 
The locking characteristics of a PLL cm be divided into two categories: frequency 
locking and phase locking. Frequency locking is a highly nonlinear mechanism and 
depends strongly on the type of phase detector and loop füter used. A phase-frequency 
detector (Pm) and a charge pump are assumed throughout this study. Fig 3.10 shows 
the typical locking behaviour of a charge pump based PLL. If the control voltage is 
much lower than its final value, this means that the period of the "V7 signal is many 
times wider than the "R" signal. In this case, the UP signal may be asserted for more 
than one "R" period. M e r  this penod, the control voltage is held constant before it can 
be raised (or lowered) to another value. 
Figure 3.10. Typical locking behaviour of a charge pump based PLL 
Two cases are shown in Fig. 3.11. The first case, Fig. 3.1 l(a), shows the best case 
conditions when the UP signal is monotonic and always asserted. The second case, 
Fig. 3.1 lm), shows the case where the "V" period is larger than the "R" period, but the 
DN signal is asserted for a certain amount of time. This is caused by mismatches in 
phase between the "R" and "V" signals. It is this phenomenon, sometimes referred to 
as "cycle slipping", which causes the nppling in the control voltage during frequency 
locking, as shown in Fig. 3.10. 
Figure 3.11. Two cases during frequency lock (a) in phase signals and (b) out of phase 
signals 
The transition from fiequency to phase lock is marked when the control voltage 
fmt  reaches its Euial value. The control voltage continues to osciilate around its final 
value several times due to the fact that the phases of the R and V signals were not 
matched at the fïrst crossing of the final value of the control voltage. R e c d  that the 
loop filter transfer function fiom FFD to the VCO output is given as 
Assuming that the initial control voltage is denoted as V, and the final value of the 
control voltage is denoted as Vf, the following relationship holds 
where 9-'{e} indicates the inverse Laplace transform and TFLL is the fkequency lock 
time assuming the best case condition shownin Fig. 3.1 l(a). 
Assuming the worst case condition shown in Fig. 3.1 l(b), the charge pump initially 
drives the VCO in the wrong direction due to the fact that the V signal leads the R 
signal. As shown in Fig. 3.11, the difference in the periods of the R and V signals is 
given as ATl. M e r  two R periods, the R signal leads the V signal and the UP signal 
drives the VCO in the correct direction. Note that since the last operation caused the 
VCO to slow down, the p e n d  of the V signal is now larger, and hence the UP pulse is 
larger than the previous down pulse. This causes the VCO to be steered in the correct 
direction after two R periods. In this case, the difference in VCO fkequency over two R 
periods is given as 
where 
and 
Recall, fiom chapter 2, that this pull-in process continues until the PLL reaches the 
lock-in range (defined by equation (2.16)). This means that the total change in 
frequency before lock-in range can be given as 
where i is summed until the PLL is in lock-in range. Note that for each summation 
iteration i, a time penod of 2Tmf elapses. Therefore. the frequency lock time can be 
given as 
Tn2 = 2T,,n (3.22) 
where n is the number of charge pump samples required to reach the lock-in range and 
TEf is the penod of the R signal. The total fiequency lock in time is bounded by TFU 
(given by equation (3.22)) and TFL~ (given b y equation (3.17)). 
3.4.2 Phase Lockhg Characteristics 
Phase locking is a better understood phenornenon. During phase locking, the PLL 
transient response behaves as a linear system. Since the transfer fimction of the PLL 
linear mode1 is known, its step response should give the correct phase locking 
characteristics. The phase lock time c m  be approximated as CI73 
If a fust order loop filter is considered, then the phase lock the  can also be expressed 
âS 
where o. is the natural frequency and is the damping factor. 
An important issue is how much phase lock time is required if the control voltage is 
near its fmal value; in other words, how much phase lock tirne is required if the phase 
error between the R and V signals is smali? In order to address this issue, several 
simulations were run in order to characterize the lock time behaviour of charge-pump 
based PLLs. In al l  these simulations the PLL parameters Listed in Table 3.4 were used. 
Table 3.4. PLL parameters used for phase lock characterization 
Parameter 
l0nF 
Fig 3.12 shows the variation of lock time and peak voltage excursion with phase error. 
In this experiment, the control voltage is assumed to have an initial value equal to its 
final value. The phase error is defmed as "R-V". This means that a negative phase 
error implies that the reference signal, R, leads the feedback signal, V. During phase 
locking, the control voltage oscillates around the k a 1  value of the control voltage, with 
the amplitude of each penod king smaller than the previous oscillation period. This is 
because the system used is an underdamped system. The peak voltage excursion is 
defined as the maximum amplitude between two crossings of the %al control voltage 
(iabeled "zero crossing" in Fig. 3.12). The figure reveals three interesting facts. First, 
the zero crossings occur at regular time intervals. This time interval is directly related 
to the PLL parameters. For smaller values of the damping coeffcient, the time between 
zero crossings shortens. Another interesting phenornenon is that the peak amplitude 
excursions decrease exponentially with each zero crossing interval. In the case shown 
in Fig. 3.12, the peak amplitude excursions decrease by a factor of five after every zero 
crossing. Again, this factor is duectly related to the loop parameters. For larger values 
of the damping coefficient, this factor increases. 
Figure 3.12. Variation of lock tirne and Peak voltage excursion with phase error 
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The third interesting phenomenon is the variation of the lock time with the polarity 
of the phase error. As shown in Fig. 3.12, positive phase errors lead to substantially 
faster lock time that negative phase errors. The reason for this is that negative phase 
errors are really positive phase errors with a phase error equal to 2x - O,, or in the 
t h e  domain, the phase error can be expressed as Td- Lr. For phase errors less than 
half a period, the negative phase error is reaily a large positive phase error. 
One important conclusion fkom the above expriment is that even if the fkequencies 
are initially aligned, a large amount of time might be needed for phase locking. This is 
true even for smaiï phase errors. Fig. 3.13 shows the variation of fkquency error with 
time for different phase error offsets. As shown the lock t h e  does not Vary a great deal 
for phase errors between 5ns up to 20ns. 
1.00E+00 ! 
O 24 58 8225 127.4 t61.5 lB5.5 230 
T ï m m  (us) 
Figure 3.13. Variation of fkquency error with time for different phase error offsets 
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Fig. 3.14 shows the results of another experiment. In this expriment both the phase 
error and the initial control voltage are varied simultaneously and the lock time is 
measured. Locked condition is defined as when the fkequency variation is less than 
50Hz (to meet GSM and GPRS applications). As the figure reveds there are two local 
minima in the graph. One occurs when the phase error is 3ns and the control voltage 
error is 5mV, and the other occurs when the phase error is 5ns and the control voltage is 
1OmV. This seems to indicate that there is an optimum trajectory in which the lock 
time is minimized. This is achieved by varying both the phase error and initial 
fi-equency error (or control voltage). 
Figure 3.14. Variation of lock t h e  with phase error and initial frequency error 
In order to ve- this, another simulation was conducted in which the initial output 
fiequency was set to 2ûûKHz away fiom the targeted frequency. The phase lock was 
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then measured at different phase error offsets. Fig. 3.15 shows the result of this 
experiment. As shown there is a local minimum when the phase error is 2.7ns. At this 
phase error, the lock tune is 3 8 . 4 ~ .  This constitutes more than a 2x reduction in phase 
Iock time compared to a 2ns phase error. 
='I 
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Figure 3.15. Variation of lock time with phase error for initial fiequency error of 
200KHz 
In chapter 6, a fast phase lock technique is descnbed which takes advantage of this 
phenornenon. 
3.5 Conclusions 
Two important PLL parameters for wireless systems are spurious performance and lock 
time. Both of these parameters have k e n  analyzed in detail. Closed form expressions 
predicting the spur location and strength have been developed using Fourier Series 
analysis. These expressions have ken  developed for both the uncompensated 
fractional-N PLL as weil as the analog cornpensated fiactional-N PLL. The effects of 
varying the compensation pulse parameters, for the case of the analog compensated 
fractional-N PLL, have been investigated. The closed form expressions were then 
validated through simulations. The lock time performance of PLLs has aiso been 
analyzed in detail. Previously, only h e a r  models for PLLs have been used in order to 
predict the locking behaviour of PLLs. In this study, a nonlinear time-domah based 
approach has been adopted in order to better understand the fkequency locking 
phenornenon in PLLs. Bounds on expressions of fiequency lock tirne have been 
developed. Phase locking phenornena have also k e n  investigated. It has been 
determined that there seems ta be an optimal trajectory in which the phase lock tirne of 
the PLL is -ed. 
Chapter 4 
A MASH Sigma-Delta Fractional- 
N PLL 
4.1 Introduction 
As discussed in chapter 2, digital sigma-delta modulation techniques can be applied to 
fiactional-N PLLs in order to digitally compensate for fractional spurs. The advantage 
of this technique over analog compensation is that it avoids the maximum fractional 
spur reduction limitation due to device mismatching. Furthemore, arbitrarily small 
resolution may be obtained by sigma-delta modulation techniques. 
In this chapter, an implementation of a MASH sigma-delta PLL is detailed. The 
GPRS wireless data coxn.rnunication standard was targeted. First, architectural 
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parameters are adjusted to meet the specincation requirements. Then, the circuit 
irnplementation of the PLL components is detailed. Finaily, performance of this design 
is evaluated through a test chip. 
4.2 MASH Sigma-Delta PLL Architecture 
As stated in chapter 2, limitations of analog compensated hctional-N PLLs include 
limited spur reduction and Iimited resolution. These two factors lead to limitations in 
lock tune and spectral puriiy performance of the synthesizer. One alternative to this 
architecture is to provide a digital solution to eliminating spurs found in fiactional-N 
PLb.  A digital sigma-delta modulator may be used to accomplish this. In this section, 
parameters such as oversampling ratio, modulator order, and bitwidth are investigated. 
4.2.1 Digital MASH Sigma-Delta Modulator 
Sigma-delta modulators have been studied extensively in the context of oversampled 
AID converters with a 1-bit quantizer [24]. This type of data converter produces large 
quantization noise. This quantization noise is filtered out by the noise shaping 
characteristics of the Zâ modulators. XA modulators are used to shift the quantization 
noise to a high fiequency whiie still preserving the specbnim of the input signal. The 
high fiequency noise would then be filtered by a subsequent low pass nIter. A similar 
technique may be used in fractional-N PLL fiequency synthesizers, since the closed 
loop bandwidth acts as a low pass fiter [25,69]. The quantization noise in fiactional-N 
PLLs would be the frequency spurs due to the periodic fiequency division ratio 
switching. Hence, ZA modulators transfer the correlated frequency spurs into high 
frequency random noise. A block level diagram of a digital version of the Z4 
modulator is shown in Fig. 4.1. Note that this can be Mplemented as a digital 
accumulator with the output king the carry-out signal. 
54 
out 
Figure 4.1. Digital Sigma-Delta Modulator 
The kequency shaping property of ZA modulators is best understood in terms of its 
transfer fimction. A diagram of a conventional hrst order 2 3  modulator is shown in 
Fig. 4.2. Note that the quantization noise is modeled as additive noise. This model is 
only justifed if the input to the modulator has sufficient activity [18]. Under this 
assumption, the quantization noise will be uniformly distributed with d=1/12. The 
transfer function of this feedback loop is 
which may be simplified to 
As Equation (4.2) indicates, the input signal passes unchanged and the quantizafion 
noise is shaped by the (1-Z-') function, which is a high-pass filter. 
Figure 4.2. First order EA modulator model 
CNAPTER 4. A MASH Cd FRACïTONALN P U  55 
One way of achieving even less quantization noise at higher offset frequencies is to 
cascade several h t  order EA modulators, as shown in Fig. 4.3. This type of 
architecture is caüed a MASH XA modulator [26]. Since there are three first-order EA 
modulators (each accumtdator is a fmt order sigma-delta modulator), this is a third 
order MASH ZA modulator. The sum term of the accumtdator is the error term output 
of the sigma-delta modulator. The transfer functions of each modulator section is given 
as 
Yi (2) = G (z) + (1 - z-' )E qi (z) (4.3 a) 
Yz (z) = -Eql (z) + (1 - Z - ' ) E ~ ~  (z) (4.3b) 
Y3 (z) = -EqZ (z) + (1 - z - ' ) E ~ ~  (z) (4.3~) 
1 
Figure 4.3. Third order MASH XA digital modulator 
The rnodulator's total output is given as 
Y ( Z )  = Y, (z) + (1 - i-* )ki - 2-1 )Y, (z) + y2 (=) j (4.4) 
which can be simplified as 
Y(z) = G(z) + (1 - z-'), E~~ (z) (4.5) 
In general, for order MASH XA modulators, the output of the modulator becomes 
Y(z) = G(z) + (1 - z- ' )~ Eqn (z) (4.6) 
where Eq. is the quantization noise of the n& sigma delta modulator. In the context of 
fkactiona1-N PLLs, the quantization error has a variance of li2/12 over a bandwidth of 
FM, where Fmf is the cornparison fî-equency at the PFD and 6 is the step size. Assuming 
division ratio varies between N and N+1, the step size (6) is equal to one. 
Consequently, the power spectral density of the quantization noise is 1/(12F,f). The 
power spectral density of the modulation noise (or fiequency fluctuation) then becomes 
where n is the order of the modulator and E,(f) is the power spectral density of the 
quantization noise . Since we are interested in the phase noise contribution of the ZA 
modulator, not the frequency noise, Equation (4.7) must be integrated. Integrathg in 
the z-domain amounts to multiplying by & ; therefore, the power spectrai density of 
the phase fluctuations becomes 
Converthg this fiom the z-domain to the fi.equency domain gives 
One important issue is to note the exponent term on the sine function in Equation (4.7). 
In an analog EA modulator, this term would simply be 'Zn". The input to a digital XA 
modulator, however, is a "frequency" control word. This frequency control word must 
fust be integrated to produce a phase. In the digital domain, an integrator may be 
realized by an accumulator. Note, however, that an accumulator would add a pole, or 
factor of l/(l-z-') in the digital domain to the CA transfer f ic t ion (Equation 4.2). This 
has the effect of reducing the order of the EA modulator by one. 
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One disadvantige of using a higher order modulator is increased hardware 
complexity. Fig. 4.4 shows the spectral densities of quantization noise shaped by 
second and third order modulators. As the figure shows, using a higher order XA 
modulator results in less quantization noise at Iower fiequencies; however, the noise 
rises faster and becomes more difficult to suppress at fiequencies near FEf/2. 
Figure 4 
Figure 4.5. A flexible 2nd/3" Order MASH XA digital modulator 
In this work, a programmable order digital MASH Z4 moddator was implemented, as 
shown in Fig. 4.5. The "Cn" control bits determine whether a fïrst, second, or third 
order EA modulator is chosen. The datapath width of the modulator was set to 24-bits 
to achieve high frequency resolution at high reference fkequencies (around lOMHz to 
SOMHZ). 
4.2.2 Sigma-Delta Dithering 
As mentioned earlier, the additive noise mode1 of the quantizer in the XA modulator 
only hold mie for busy signal inputs. In the case of frequency synthesizers, the input of 
the XA modulator is constant (since a constant output frequency is desired). When a 
constant input is applied to the XA modulator, a penodic signal resdts in the output. 
Assuming the input can be expressed as a fiaction, the period of this signal depends on 
the divisibility of the numerator and denominator of the input signal and the size of the 
denominator (similar to the fiactional period mentioned in chapter 3). A penodic signal 
manifests itself as a spur in the fiequency domain. If the eequency of the spur is 
comparable or less than the closed loop bandwidth of the PLL, it WU show up in the 
output frequency response of the 3LL. 
One simple method of ensuring that the numerator and denominator are mutually 
prime is to add a small offset to the denominator. For example, if the input can be 
expressed as a, a small seed value can be added in such a way that the fraction is E. 
This has the effect of adding activity to the LSBs of the EA moddator. 
4.2.3 PLL Simulation Performance 
The GSM and GPRS standards were targeted when determinhg the optimal parameters 
of the XA modulator. On one hand, maximum spur suppression is required. On the 
other hand, the quantization noise must be suppressed sufficiently at Egh fiequencies 
in order to meet the phase noise specifications at high frequency offsets. A reference 
frequency of 13MHz is specified for the GSMEPRS standards. This sets Fef for the 
modulator to be 2'- 13MHz, where i is either positive or negative. For simpiicity only 
6.5MHz and 13MHz reference fkequencies were considered. For sufficient spur 
suppression, it has been assumeci that the closed loop P U  response is one order higher 
than that of the ï A  moddator. 
The oversamphg ratio (OSR), which is defmed as the reference fkequency divided 
by the closed loop bandwidth of the PLL, detemiines how much quantization noise is 
suppressed. Fig. 4.6 shows the reduction of phase noise (at 3MHz offset) generated by 
a 2'>* and 3d order Dl modulators for different OSRs, respectively. Recall that the 
phase noise specification of GSM and GPRS at 3MHz offset is -14ldBcfi. Using 
these two graphs it can be seen that an OSR of 280 is required for a 2nd order Z4 
modulator, while an OSR of 340 is required for a 3" order ZA modulator. 
OSR 
Figure 4.6. Effect of OSR on quantization noise reduction 
Assumhg a reference fiequency of 13MHz, a closed loop bandwidth of 30KHz is 
required. Using this information, the necessary loop filter parameters may be computed 
in order to meet the lock time specification of 200p.s. Table 4.1 below shows the loop 
component values that were necessary in order to rneet this specification. Fig. 4.7 
shows the lock time simulation of the XA PLL using these parameters. A two-mode 
fast lock technique [Il] was used. The speedup current was 1.6mA and a switch was 
used to change the resistor value from 956Q to 478Q to preserve loop stabîlity. The 
switch tirne was set to 40p.s. 
Table 4.1. b o p  Filter component values 
Corn onent c
time ( s ) 
Figure 4.7. Lock t h e  simulation of ZA PLL 
4.3 PLL Circuit Implementation 
The PLL architecture descnbed above has been implemented in a 0.6prn BiCMOS 
technology. AU loop components have been included on chip, except for the VCO and 
loop fdter. The PLL operated at from a 3.3V supply voltage. A close-in phase noise 
target of -8OdBcIHz was targeted. This specifïcation is well below that of most 
wireiess standards. 
4.3.1 Frequency Divider Design 
The kequency divider is the most complicated portion of a fractional-N PLL. As Fig. 
4.8 shows, the divider consists of a high speed dual-modulus prescaler 1221. and two 
programmable counters[21]. The advantage of this architecture is that only a smaiI 
portion of the divider, the prescaler, needs to work at the VCO fkequency. This is 
important for reducing power consumption. 
Figure 4.8. Divider architecture used 
OUT Progammable 
A description of the overall operation of the divider is as follows. Initially, counters 
A and B are loaded with their respective values. The size of counter B is assumed to be 
larger than that of A. The prescaler division ratio is initally set to P+1. When counter 
A completes, it sends its complete signal to the dud modulus prescaler to change its 
division ratio fiom P+l to P. At this time instant7 the total division ratio is A@+I), 
where A is the value loaded into the A counter. The B counter continues for more 
cycles. When the B counter completes countiog, its completion signal resets both A 
and B counters, and the process repeats. At this time instant, the counters would have 
counted an additional (B-A)P VCO cycles. Therefore, the total division ratio is 
N = ( B - A ) P + A ( P + l )  
= B P + A  
(4.1) 
Progammable - > ~ounter  A Counter B 
t t 
a - 
Note that for correct fiequency division, severai conditions must hold. First, the value 
loaded into the B counter rnust be greater than that of the A counter. In the case of a 
fiactional-N divider with sigma-delta modulation techniques, a negative value may be 
added to N. In this case, the minimum value for B becomes 
B > A + k  (4.21 
where k is the maximum negative value produced by the sigma-delta modulator. 
Secondly, the value loaded into the B counter must also be greater than P and the value 
loaded into the A counter cannot exceed P. These two conditions are necessary in order 
to guarantee a contiguous division range. Note that these constraints give nse to 
minimum division ratio king 
N,, = P - ( P - 1 )  C4.3) 
Since the dual-modulus prescaler runs at the VCO frequency, its size must be 
lïmited in order to reduce its power dissipation. Since the voitage swing of the VCO is 
small, the input sensitivity of the prescaler is also of concern. In order to satisfj. these 
two constraints, the flip-fIops gates used in the prescaler were designed using bipolar 
ECL logic with 250mV swing. An input buffer was designed to work with -20dBm 
input power levels. The current in the ECL gates were used to meet the required 
voltage swing and the phase noise specification of -90dB/Hz (referred to the output 
frequency). In order to enable two reference frequencies of 6.5MHz and 13MHz. as 
discussed in section 4.2, a dual-modulus prescaler of 8/9 and 16/17, shown in Fig. 4.9, 
was implemented. The SEL control signal selects between a 8/9 dual-modulus division 
ratio or a 16/17 dual-modulus division ratio. The MC signal selects between an even or 
odd division ratio. Table 4.1 shows the tmth table fbr the division ratio of the 
prescaler. The top portion shown in Fig. 4.9 is a divide-by-415 synchronous counter. 
The bottom portion, calied the extender, uses the divide-by45 counter to produce a 
total division ratio of either 8/9 or 16/17. 
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Figure 4.9. Dual-modulus 8/9 a d  16/17 prescaler 
Table 4.2. Truth Table for division ratio for the prescaler 
1 SEL 1 MC 1 Division ratio 1 
The rest of the divider was implemented in CMOS using a standard cell library. In 
order to cover an output fiequency of around lGHz, the sizes of the B and A counters 
were 6-bits and 3-bits, respectively. This gives a frequency division ratio of 56 to 5 19. 
Table 4.2 shows the frequency plan of the MASH ZA PLL. Note that 1.2GHz is the 
maximum operating frequency of the prescaler, which is limited by the critical path of 
the divider (as is discussed below). 
An ECL-to-CMOS level converter was necessary in order to interface between the 
prescaler and the rest of the divider. Fig. 4.10 shows a circuit schematic of the level 
converter used. The level converter was designed to give a reasonable trade-off 
between delay, power, and phase noise. 
Table 4.3. Frequency plan of the MASH ZA PLL 
Figure 4.10. Circuit schematic of level converter 
The critical path of the divider is of major concem. Fig. 4.1 1 shows a diagram of 
the critical path of the divider. This critical path sets the maximum fiequency of the 
divider, and hence the PLL's maximum operating fiequency. Thecritical path starts by 
a 0-1 transition at node E in the prescaler (see Fig. 4.9). This signal must propagate 
al l  the way to the output of the prescaler, which is connected to the clock input signals 
to the counters. The delay in the counters inciudes the setup time of the flip-flops used 
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780- 1 >1.2GHz 
the A counter then toggles and changes the value of the MC input to the prescaier. The 
MC input then must propagate through 3 ECL AND/NAND gates and one £Ep-flop. 
The worst case critical path was measured to be 6.781s. Note that the critical path only 
occurs when the prescaIer is dividing by 9. This means that the PLL's maximum 
operating fiequency is approximately 1.3GHz (9/6.78ns - 1.3GHz). This was 
simulated using worst case process, temperature, and supply voltage variation on the 
extracted layout of  the fiequency divider. Taking a safety margin of O.lGHz gives the 
maximum diable operating fiequency for the prescaler of 1.2GHz. 
1 .  C 
1 
I A COUNTER 
1 
1 




Figure 4.1 1. Cnticd path delay in the divider 
4.3.2 Other Loop Components 
4.3.2.1 Charge Pump Design 
The charge pump was also included on-chip. Fig. 4.12 shows a schematic diagram of 
the charge pump used. This is a charge pump with a current steering switch [23]. One 
advantage of this architecture is that it has a fast settling tirne. Simulations indicated 
that the settling time of this charge pump to within 1% of fmal value is less than 711s. 
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The reason for this smail settling time is that the current sources are never tumed off; 
their current either flows to the output or to one of the supply rails. In short, the 
structure provides a high-speed single-ended charge pump. The disadvantage of this 
architecture is that up/down current mismatches may occur due the difficulty in 
matching PMOS and NMOS devices. 
Figure 4.12. Circuit schem.iitic of charge pump 
4.3.2.2 Phase-Frequency Detector 
A phase-frequency detector PFD) is capable of detecting both phase and frequency 
differences. A conceptual diagram of the PFD implemented is shown in Fig. 4.13. 
Input u2(t) is the signal fkom the frequency divider and ui(t) is the reference signal 
(extemal input). If ui(t) lags behind uz(t), then this means that the signal generated by 
the VCO has too high of a frequency. In this case, the DN signai is enabled. The DN 
signal goes into the charge pump, which lowers the control voltage of the VCO and 
decreases the output fiequency of the VCO. A similar explanation holds true for the 
case where ui(t) leads u2(t). Conceptually, the PFD can be thought of as an ideal 
sampler with two mutually exclusive outputs. One output is asserted if the VCO 
fiequency is lagging the reference fiequency, and vice versa 
I 
Figure 4.13. Conceptual diagram of a PFD 
Note that since there are two fiip-flops, there are four possible states. One state, 
which is when both flip-flops are set, is eliminated by feeding the signals from both 
flip-flop's outputs to and AND gate which in tum resets both fligflops. The three 
remaining states are listed in Table 4.4 below. 
Table 4.4. Valid phase-frequency detector states 
One important issue concerning PFDs is the phase resohtion that they are able to 
detect. For example, if the PFD can detect phase ciifferences between ul(t) and uz(t) 
that are at least 100 picoseconds apart, and the feedback division ratio is 10, this 
translates to a lns jitter on the PLL's output. The region in which the PFD cannot 





[19]. In this deadzone band, the PFD behaves as a nonlinear device. This means that 
S tate Condition 
DN=1, UP=û 
D N d ,  UP=O 
DN=û, UP=l 
Meaning 
VCO fkequency too high 
PLL is in phase lock 
VCO frequency too low 
instead of acting as an ideal sampler, the PFD c m  cause mixing of unwanted high 
frequency noise back to the baseband. 
One method of reducing the effect of the deadzone is by using a PFD with a 
delayed reset signal [20], as shown in Fig. 4.14. This is similar to a conventional PFD 
except that there is a delay on the feedback reset path. A s s h g  the PLL is in lock, 
the PFD will always send two short UP and DN pulses simultaneously at every positive 
edge of ul(t) and uz(t). Assuming that a small differential phase develops between ul(t) 
and u2(t), the fall times of the two pulses may be much less than one gate delay. Using 
a PFD with a delayed reset signal, timing resolution of less than lOps can be achieved. 
Note that the deadzone band may still exist if slow circuit techniques are used, or if the 
circuit delay paths between the input and the UP and DN outputs are not balanced. 
Figure 4.14. PFD with a delayed reset signal 
4.3.2.3 Digital Circuit Implementation 
A send interface was used to program and test the PLL chip. This serial interface 
controls various parameters of the MASH SA PLL such as the division ratio. operating 
mode of the EA modulator, charge pump current, etc. Both the serial interface as well 
as the entire digital XA modulator were implemented using standard cells. 
Although its maximum operating fkequency is higher than the targeted 13MHz, 
pipelining was used to speed up the XA modulator even M e r .  This was done for two 
reasons. First, it enables an even higher reference fkequency to be used during testing 
to determine the effect of increasing the reference f3equency on the phase noise 
performance of the EA PLL. Second, it enables the XA modulator to work at lower 
supply voltages whüe still operating at 13MHz. This helps in reducing the power 
consumption of the XA modulator- A schematic diagram of a pipelined 24-bit 
accumulator is shown in Fig. 4.15. 
Figure 4.15. Pipelined 24-bit accumulator 
A test chip based on the design discussed above was fabricated and tested. The power 
consumption, phase noise, and spur level were rneasured for different fiactional 
channels. A programming serial interface was created to ease testing of the chip. A 
detaiied description of this programming interface is shown in Appendix A. The 
fabncated chip included the programmable digital XA modulator, serial interface, 
charge pump, phase-fkequency detector, divider, and reference buffer amplifier. An 
external VCO with center ftequency at 800MHz and gain of 50MHz/V was used. For a 
13MHz reference frequency, a frcictionaüty of 1/65 is required to obtain a channel 
spacing 2ûûKHz. 
Figure 4.16. Spurious performance for (a) 1165 fractional channel and @) 3/65 
fractional channel 
Severai measurements were taken. The first set of measurements was the spurious 
performance of the ZA PLL. The spurs for various orders of the XA modulator for 
fiactional channels of 1/65 and 3/65 are shown in Fig. 4.16(a) and 4.16@), respectively. 
The channel spacing is 2ûûKHz. The k t  order XA rnodulator corresponds to a single 
accumulator controlling the division ratio. As the figures show, maximum spur for a lSt 
order XA modulator iç at the desired fÎactional ratio, as expected. Using 2nd and 3* 
order XA modulators, the spurs at ail channels but the desired fractional ratio are fully 
suppressed. It was exwted that aU spurs would be eliminated. Even when constant 
seed values with different magnitudes was used, the spurs were not completely 
eliminated. The spur levels, however, were less than that of the lSt order XA PLL. The 
2nd order ZA PLL helped reduce the spur level by 25dB and the 3rd order ZA PLL by 
30dB, compared to the lS order Z î  PLL. Another significant rneasurement to mention 
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was that spurs for 2nd and 3" order modulators for fiactional channels beyond & were 
completely suppressed. This is because the spur would be generated at 
5*20OKHz=lMHz offset away fkom the carrier, which is far enough in frequency to be 
suppressed by the closed loop low-pass fdter response. 
Another measurement taken was the close-in phase noise of the XA PLL. As 
mentioned earlier, the closed loop bandwidth is 30KHz. The close-in phase noise was 
measured at lOKHz offset. For the first and second order ZA PLLs, a close-in phase 
noise of around -90dBcMZ was measued for all fractionai channels. For the third 
order XA PLL, the close-in phase noise was measured to be between -75 to -8OdBc/Hz. 
This represents 1OdBc/Hz to lSdBc/Hz degradation in phase noise. This phase noise 
has been attributed to the nonlinear behaviour of the phase-fiequency detector due to 
the presence of a dead-zone region. 
The power consumption of the EA PLL has also ken measured. Assuming a 3.3V 
supply voltage powered to al1 parts of the PLL, the total power consumption of the test 
chip was 30mW. This is ahos t  double the power consumption of the more 
competitive commercial fractionai-N P U .  During this design, the emphasis was on a 
robust and safe design, rather than a low-power design. As the results have shown, the 
close-in phase noise of the PLL is far less than the -7OdBc/Hz, required for the GSM 
and GPRS standards. This extra performance can be traded off for less power 
consumption in future designs. The power breakdown of the chip is shown in Fig. 4.17 
(assuming a third order XA modulator is used). As the figure reveals, the ZA modulator 
is the largest contributer to power consumption. Using a fmt or second order XA 
modulator gives a total power consumption of 21.78mW and 27.78mW, respectively. 
If a 1.5V supply voltage is used for the EA modulator, the total power consumption is 
reduced to 27.6rnW. This represents an overall power savings of 7.3% and reduces the 
ZA modulator's power contribution to 9%, as shown in Fig. 4.18. 
Figure 4.17. Power breakdown of MASH XA PLL for V D D , ~ F ~ . ~ V  
Figure 4.18. Power breakdown of MASH ZA PLL for VmsD= 1 SV 
4.4 Conclusions 
In this chapter, the design of a MASH ZA fractional-N PLL has been detailed. The 
design has been optimized for GSM and GPRS wireless communications standards. It 
has been demonstrated that sigma-delta modulation has succeeded in significantly 
reducing the spurs, but not completely eliminating them. The spur levels, however, 
meet the GSM and GPRS specifications. The power consumption of the XA PLL has 
been dorninated by the divider. In future designs, lower power can be achieved by 
using less current in the prescaler. The effect of using a constant seed bas been 
investigated. A constant seed didnot succeed in eliminating the spurs as anticipated. 
To completely eliminate the spurs generated by the fiactional-N divider, different 
architectures must be explored. 
Chapter 5 
A Wideband Sigma-Delta Phase- 
Locked Loop Modulator 
5.1. Introduction 
The proliferation of wireless products over the p s t  few years has been rapidly 
increasing. This has helped increase the momentum of making wiceless computing a 
reality. New wireless data standards such as GPRS and HSCSD have brought new 
challenges to wireless transceiver design. One pivotal component of the wireless 
transceiver is the fiequency synthesizer. 
In mobile computing applications, narrow channel spacing is necessary to 
efficiently utilize the avaüable frequency spectnim. On the other hand, fast switching 
from one channel to another is necessary for high-data rates. One way to satisQ these 
two conflicting requirements is to use a fiactional-N phase-locked loop (PLL) 
architecture. Fractional-N PLLs are capable of synthesizing fkequencies at channel 
spacings at less than the reference frequency. This helps increase the reference 
fkequency and hence d u c e  the PLL's lock tirne 1341. 
One major disadvantage of fractional-N PLLs is the generation of high tones at 
multiples of the channel spacing. The use of digital sigma-delta (XA) modulation 
techniques in fractional-N PLL fkequency synthesis has been previously suggested [38] 
to elirninate spurs. This is achieved by randornizing the feedback division ratio such 
that the quantization noise of the ktional-N divider is transferred to higher 
fkequencies. Other advantages of XA PLLs inchde arbitrarily small fkequency 
resolution, wide tunuig bandwidth, and fast switching speed. 
Although wider closed Ioop bandwidths are possible with XA PLLs, they are not 
wide enough to be readily used for closed loop modulation for current wireless 
standards, such as GSM. In [39], a 22.î PLL has been used as a closed loop modulator 
for the digital enhanced cordless (DECT) standard. In this technique, a narrow closed 
loop bandwidth was used to transmit a wideband signal by fdtering the transmitted 
data by a high pass compensation filter. Using this technique, high frequency data is 
amplified, so that when fdtered by the low pass closed loop PLL response, the high 
frequency data wouid not be attenuated. This approach, however, assumes perfect 
matching between the analog and digital. filters, wbich is difficult to achieve in practice. 
In this chapter, an altemate method of increasing the loop bandwidth of a XA PLL is 
investigated. This approach relies on modiSing the digital XA modulator transfer 
- A  .. 
function in order to attenuate quantization noise within the closed loop bandwidth of 
the loop filter. In section 5.2, existing XA P U  architectures are reviewed. In section 
5.3, the proposed XA PLL architechire is explained. In section 5.4, the implementation 
of the various cornponents of the CL\ P U  is detailed. This includes a discussion of the 
optimization techniques used to simplify the hardware necessary for the digital EA 
modulator. The overall performance of the PLL is also given. Conclusions are drawn 
in section 5.5. 
5.2. Conventional Sigma-Delta PLL 
Fractional-N frequency synthesis based on EA modulators offer wide bandwidth with 
arbitrarily s m d  charnel spacing. The first reported XA PLL used a MASH Z A  
moduiator[38]. A 1-1-1 MASH ZA modulator (or three cascaded lst order XA 
modulators) was used. It was shown that for a suf;Sciently small loop bandwidth, this 
I 
architecture, is able sufficiently to filter out quantization noise and reference 
feedthough [l'il. 
In another study [25], it was shown that as the loop bandwidth is widened, residual 
spurs start to appear. This is due to the fact that the assumption that the quantization 
noise is unifomily distributed does not always hold true. The reason for this is tbat 
using a ZA for fiequency synthesis is equivalent to using a X.A modulator with a dc 
input. ZA modulators are known to produce tones with dc inputs, even when higher 
order X.4 modulators are used. In [25], a feedback-feedforward sigma-delta modulator 
architecture [24] with single bit output was used. Single bit output was used in order to 
reduce the level of quantization noise1. The disadvantage of the architecture is that the 
range over which the CL\ rnodulator is stable is reduced, and hence the tuning range of 
the modulator is reduced. Furthemore, the hardware complexity of the ZA modulator 
is higher than that of the MASH ZA modulator. 
Note that in digital ZA modulator the amplitude cannot be reduced; therefore, increase 
in number of output bits amounts to increase in quantization noise. 
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In [40], Rhee proposes another type of feedback feedforward XA configuration with 
t h e  output bits. The peak of the quantization noise is flatteneci by introducing an 
extra pole into the digital ZA modulator. This approach helps meet phase noise 
specincations at high fiequency offsets while still using a high order Z4 modulator. 
Furthemore, dithering was used in order to introduce sufficient randomization in the 
XA modulator. The dithering circuitry was implemented by a h e a r  feedback shift 
register (LFSR) [57] to produce a pseudo random number generator and then added to 
the LSB input of the XA modulator. Again, the disadvantage of this architecture is 
reduced tuning range and increased complexity compared to a MASH ZA PLL. 
In ai l  the above approaches, the loop bandwidth was limited to nearly three orders 
of magnitude less than the reference frequency. This means that if the XA PLL is to be 
used for closed loop modulator, the power dissipation of the digital XA modulator may 
dominate the synthesizer. Other means of widening the loop bandwidth must be 
investigated. 
Proposed Sigma-Delta PLL 
In this study, another approach of modifying the EA modulator is investigated [62]. In 
order to be able to widen the loop bandwidth without sacrificing phase noise 
performance, the close-in phase noise must be kept within tolerable levels and the rise 
of quantization noise must be limited to meet high frequency offset phase noise 
requirements. 
Note that the phase frequency detector (PFD) acts as a sarnpler which samples the 
frequency at the comparison fiequency and downconverts it to dc. Since the ZA 
transfer finction is zero at this point, no quantization noise is mixed down to de. In a 
ZA PLL, the instantaneous sampling fiequency may be different from the average 
comparison frequency, which means that some quantization noise may be sampled 
down to dc. For a single bit digital ZA, this is not too much of a concern. However, for 
a multibit ZA, this may considerably raise the PLL's close-in phase noise. 
In order to reduce the close-in phase noise, the ZA transfer function is modified in 
such a way that one of the zeros is moved away fiom dc to a fkequency equal to a 
multiple of the minimum fiactional division ratio. This has the effect of inserting a 
notch at that fkequency. The total quantization noise between this fkquency and dc is 
egectively suppressed. Fig. 5.1 shows the noise transfer function (NTF) of the 
proposed 2 3  modulator in cornparison to others discussed in Section 5.2. 
1 ~ S H  
Frequency (in MHz) - Iog scale 
Figure 5.1. Quantization noise shaping by different XA modulators 
To reduce the quantization noise at higher fiequencies, the step size is reduced by 
producing fiactional division ratios. This is achieved by using a modified phase 
selection divider [41]. A phase selection divider produces phase shifts of the VCO 
signal and changes the division ratio by selecting different phases fiom the VCO. In 
this study, this type of divider is used to produce quarter division ratios. Along with a 
3-bit XA modulator, the total step size is reduced to that of a single bit ZA modulator. 
5.4.1 Digital ZA Modulator 
The 3-bit XA modulator was implemented as an error feedback configuration. This is 
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the most suitable configuration when implementing a digital EA modulator [24]. For 
testhg purposes, a selectable notch filter was irnplemented. Four notch fkquencies 
were available, which were the £irst four h t i o n a l  channel offsets away h m  the 
carrier. A high-level diagram of the modulator is shown in Fig. 5.2. A datapath width 
of 21-bits was chosen in order to obtain a fkequency resolution of less than lOHz when 




Figure 5.2. High-level diagram of proposed EA modulator 
In order to reduce the hardware complexity of the divider, several optimizations were 
implemented. First, partial products of the multipliers that contributed negligibly to the 
output were eliminated. Furthemore, it was noted that in 3" order notch filtering the 
second and third coefficients had the same magnitude, but opposite signs. This helped 
reduce a dot product operation to a simple riegation operation. In order to reduce the 
number of expensive parallel adders, dl addition operations were merged into one 20- 
input adder. This included the additions that are performed in accumulating partial 
products of the multiplier. The final modulator structure that was implemented is 
shown in Fig. 5.3. 
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Figure 5.3. XA modulator with optimized arithmetic structures 
5.4.1.1 Multiplier Reduction 
As was explained earlier, partial products of the multipliers that conûibuted negligibly 
to the output were eliminated. This is now explained in more detail. In designhg a 
sigma-delta modulator with four different cut-off frequencies, the exact values of the 
transfer functions was known. In this case the transfer functions were: 
which correspond to sigma-delta transfer functions with notch frequencies at 200KH.2, 
4ûûKHz, 6ûûKEIz, and 800KHz, respectively, assuming a reference fiequency of 
13MHz. 
One way to reduce complexity is to express the coefficients of the transfer fùnctions 
in powers of two. This way, the minimum number of bits needed to express these 
coefficients can be found. Circuit cornpiexity can be reduced by tnincating a sufficient 
number of bits without significantly altering the transfer function characteristics Table 
5.1 shows the effect of tnincating the number of non-zero te- in representing the 
coefficients on the frequency accuracy of the notch filter. As the table shows, for an 
accuracy of IKKz, it is necessary to use up to six nonzero bits. These terms are 
negated and added to "3" to produce a term in the form of 3 -f, which is the tem 
shown in all four equations listed in (5.1) - (5.4). The block which perfomis this 
computation is the " 3 - f " block shown in Fig. 5.3. 
Table 5.1. Effect of coefncient bit tmncation on frequency accuracy 
5.4.1.2 Multi-input Adder 
Notch Preq. 
200RFTir. 
As Fig. 5.3 shows, the Iargest block in the proposed ZA modulator is the multi-input 
adder. Optimizing this adder structure is pivotal in decreasing the area and power 
consumption of the entire PLL. One way of implementing this adder is by using a 
simple carry Save addition tree (CST) 1421. However, a CST is not capable of handling 
negative numbers. Furthemore, the operands of the adder Vary kom 4 bits to 21 bits. 
This means that if sign extension is used to handle negative number, it would be a very 
expensive solution. Alternate addition algorithms must be explored. 
In this study, a multi-input addition algorithm is proposed which is capable of 
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literature which are capable of performing this operation, but the* algorithms are 
optimized specifically for the case of adding the partial products of a multiplier 1431. 
Generally speaking, these algorithms cannot be used to add several operands that have 
the same weight. In the proposed algorithm, the most significant bit (MSB) of each 
operand is given a negative weight. Adding the MSB of an operand with another 
number wodd be the same as subtracthg the MSB fkom the other number. Using this 
type of arithmetic, four dflerent ceus are possible depending on theu number of 
negatively weighted inputs. The four possible combinations are: 
(C,S) = X + Y + Z  
where X, Y, Z are the inputs the each ce& and C and S are the Carry and Sum outputs 
of the adder/subtractor cells. Note that the first and 1 s t  equations are implemented by 
the same circuit. This means that two's complement addition of several operands is 
possible using only three cells in the carry Save tree (CST). To add 20 operands, a six 
level CST is required. Using the type of arithmetic illustrated by equations (5.5a-d), 
the number of required cells was reduced by more than half in cornparison to a sign 
extension solution. This greatly aids in reducing the area and power dissipation of the 
digital sigma-delta modulator. 
The CST reduces the 20 operands to two operands. A special adder is then required 
to add these two remaining operands since they may contain negatively weighted bits. 
The CST has been interfaced with the last stage ripple adder in such a way that at most 
only one input of the last stage ripple adder may be negatively weighted. This means 
that if a carry npple adder is used as the final stage adder, the output of each hill-adder 
(FA) cell rnay have positive or negative terms. In order to avoid negative SUM terms, 
positive and negative weights on the Cout term were allowed, as shown in Fig. 5.4(a). 
This means that the output range of the FA ceG is [-2,3]. Since both the Ch and Cout 
signals can take on values of [-1,0,1], two bits were used to represent each of these 
signals. The binary mapping is shown in Table 5.2. The '7%'' input to the FA c m  also 
take on values of 1-1 ,411. Since it cm be determined in advance which outputs fkom 
the CST are negatively and positively weighted two different cells were created; in one 
ceIl the "B" input is negatively weighted, and in the other cell it is positively weighted. 
A block diagram of the resulting FA is shown in Fig. 5.4(b). 
Table 5.2. Binary representations of carry signals 
Cout 1 CoutP CoutN 
t 
Sum 
Figure 5.4. Final Stage Full-adder (FA) cell. (a) input/output ranges and (b) block 
diagram of implemented circuit 
In order to demonstrate the effectiveness of the numerical optimizations done to the 
sigma-delta modulator it was synthesized and its layout was compared to that of the 
MASH sigma-delta modulator implemented in the previous chapter. Both modulators 
were implemented in a 0 . 3 5 ~  CMOS technology using a standard cell library. The 
MASH sigma-delta modulator was found to occupy an area of lm2, whereas the 
notch filter sigma-delta occupied an area of only 0.7 lm& This is tnily a testimony of 
the efficiency of the aigonthmic and numerical optimisr:ations done in this work. 
5.4.2 Fractional Divider 
A programmable fkequency divider is typically implemented by a prescaler and two 
accumulators as demonstrated in chapter 4. To achieve Iow power design, it is 
desirable to use an asynchronous divider to minimize the amount of circuitry operating 
at high fkequencies. Several dual-modulus dividers implemented as asynchronous 
dividers have been demonstrated in literature C44-461. Recently, a multi-moddus 
divider has been presented which utilizes an asynchronous divider structure. 
OUT - 
(b) 




First, the multi-modulus divider architecture based on phase selection is reviewed, 
followed by an explmation of the proposed divider architecture. A standard 8/9 dual- 
modulus divider dong with its timing waveform are shown in Fig. 5.5. This structure 
SEL 1 I 1 1 
consists of a divide-by-U3 state machine followed by an asynchronous divide-by-4 
section. When the SEL signal to the divide-by-U3 block is not asserted, the total 
division ratio of the divider is eight. When the SEL signal is asserted, an input cycle is 
swallowed creating a total division ratio of nine, as shown in Fig. 5.5@). 
A multi-modulus divider based on the technique discussed above is shown in Fig. 
5.6. This divider supports al l  integer division ratios between 8 and 15. Each block 
consists of a divide-by-U3 cell. As shown in the figure, the control complexity of the 
divider increases linearly, with the most complex control working at the divider's 
highest hquency. This fact limits the size and speed at which this divider architecture 
can be used. 
CTLO CTL1 CTL2 
I 1 
Figure 5.6. A multi-modulus divider architecture 
One method of reducing the control complexity is to replace the control logic with 
phase selection logic. This is illustrated by different implementations of a Johnson 
counter, shown in Fig. 5.7. In Fig. 5.7(a), a logic implementation of a divide-by-213 
Johnson counter is shown. The critical path consists of gating logic as well as the delay 
in the latches. Note that the gating logic operates at the input clock rate. In Fig. 5.7(b), 
the output of a divide-by-2 Johnson counter is fed into a multiplexer. This has several 
advantages. Fist, the gating logic in the critical path is eliminated. This is replaced by 
rnultiplexing circuitry at the output of the high-speed divide-by-2 circuit. This 
rnultiplexing logic works at half the input clock frequency. Furthemore, the input 
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Figure 5.7. A Johnson counter. (a) divide-by-2/3 using gating logic and (b) a divide- 
by-U3 using multiplexing 
In this work, the concept of multiplexing between different phases of the output of 
the divide-by-2 circuit is used. Instead of dividing the VCO input fiequency by 2, 
fractional fkequency division is achieved by selecting one of four phases of the VCO 
output, as shown in Fig. 5.8. This structure enables quarter fkaction division ratios. 
Obtahing smaller fiactional division ratios is limited by the ability to extract more 
VCO phases. The high-speed control logic associated with the fractional divider allows 
it to swallow more than one input cycle in order to obtain four division ratios. 
Consider, for example, the case when the division ratio is changed from 1 to 1.25. In 
this case, the phase selection is incremented by 90°, allowing a quarter pulse to be 
swallowed. If the division ratio is changed fiom 1 to 1.5, the phase selection is 
incremented by 180°, dowing two pulses to be swallowed, and so on. 
Selector 
IN ratios: 
1 Control Circuit 1 
Figure 5.8. Proposed fractional divider circuit 
The state machine required for glitch free operation is quite involved. In 147471, 
glitch fiee operation is realized by switching in a phase that is not active during the 
t h e  that the sw i t chg  takes place. This means that intermediate phase switching may 
have to be done in order to switch to the final desired phase. This method, however, 
requires latches that can produce complementary outputs that can have both of their 
outputs, Q and a, to be high during certain states. This may complicate the design and 
limit the type of logic families that c m  be used to implement the high-speed dividers. 
Furthemore, this approach cannot be used for the initial fiactional division since there 
is no fiequency division between the VCO and the multiplexers. 
In this study, a control logic mechanism has been developed which does not require 
extra intermediate states. Glitches, due to switching in a phase that is active during the 
tirne that the switching takes place, are avoided by using redundant logic. A block 
diagram of the control logic used is shown in Fig. 5.9. As shown in the figure, two 
phase selectors are required: a primary and an awcillary phase selector. When a change 
in phase selection occurs, which generates a glitch, the switching of the primary phase 
is inhibited until the glitch is over. This is accomplished by buffering the phase 
selection bits and enabling h e m  only when the outputs of both the primary and 
awiliary phase selectors are the same, after a giitch has occurred on the auxiliary 
circuit. 
-4 High-speed phase seleztor controiier t 


































I M O D W  COUNTER ! 
- - Fmain - 
t 
<--------------------ii------- 
Figure 5.10. High-speed phase selector controller 
C t 
Careful design was also required in the high-speed fiequency control circuit for the 
phase selector. The digital fkquency word, which specifïes the desired kquency 
division ratio, must be translated into the correct control signals for the phase selector. 
This is done by the control logic shown in Fig. 5.10. An accumulator is required to 
increment the current stopping state by the required division ratio. A modulo-4 
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Figure 5.12. Control logic for asynchronous divide-by-2/3 cells 
T 
Figure 5-13. Current mode logic cells for (a) phase selector and (b) merged 3-input 
ANDLatch gate. 
A high-speed logic family is required for the fxst stage multiplexers, since it 
operates at the VCO fiequency. Current mode logic (CML) is used to implement this 
stage. The first stage aivide-by-2/3 ceii is also implemented in C m .  Note that one 
major advantage of CML is that several logic f'unctions cm be easily cascaded into one 
gate. A single stage CML 4-to-1 multiplexer and rnerged 3-input ANDLatch gates are 
shown in Fig. 5.13(a) and 5.13(b), respectively. The rest of the divider was 
impkmented in standard CMOS logic. 
5.4.3 Other Loop Components 
5.4.3.1 Charge Pump Circuit 
The design of the charge pump is critical in eliminating dead zone as  weli as in 
reducing the close-in phase noise performance of the PLL. The switching time of the 
charge pump is also critical. For fast current switching, a current steering type charge 
pump is used. This avoids tuming the charge pump current sources on and off, which 
helps to reduce the time it takes for the current switches to settle. A schematic diagram 
of the charge pump circuit is shown in Fig. 5.14. 
7- 
Figure 5.14. Schematic diagram of charge p m p  current 
5.4.3.2 Loop Filter Parameters 
The choice of the loop filter components are critical since they directly impact the 
overall loop transient characteristics, reference feedthrough suppression, and the close- 
in phase noise. The loop parameters have been chosen such that they meet the 
following requirements: 
Closed loop bandwidth of 200KHz, 
Damping factor is 0.707, 
Charge pump current is 50@, 
VCO gain is SOMHzN, and 
The phase margin is 60". 
Based on these requirements, the loop parameters in Table 5.3 were used. Note that the 
capacitor values are nearly two orders of magnitude less than that of the PLL designed 
in chapter 4 (which had a closed loop bandwidth of 30KHk). Also note that the 
speedup technique used in the previous chapter was also used in this implementation. 
Table 5.3. Loop parameters used for the proposed XA PLL 
- -  - 
1 LOOD Parameter 1 Value 1 
5.5. Simulation Results 
The proposed ZA PLL was implemented in a 0 . 3 5 ~  CMOS technology. A nominal 
supply voltage was used for the fiequency divider and the charge pump. The layout of 
the chip is shown in Fig. 5.15. The chip included the digital ZA modulator, frequency 
divider, phase-frequency detector, charge pump, and loop filter. An extemal VCO with 
frequency gain of S O b W  was assumed. The control signal for speed-up was made 
extemal for programming flexibility. Other digitaî pins for the chip included the 8-bit 
frequency control word and seed enable signal. Separate supply voltages were used for 
the divider, charge-pump, and digitai circuitry. In order to reduce the power 
consumption of the digital ZA modulator, its supply voltage was lowered to 1.W. 
Pipelinhg was used in order to compensate for the loss in performance due to lower 
supply voltage. This resulted in almost a 4 . 5 ~  reduction in power consumption. The 
power consumption breakdown is shown in Fig. 5.16. Note that most of the power is 
consumed by the frequency divider and the digital circuitry. Although the size of the 
digital circuitry is large, its power consumption was kept to a minimal due to the 
reduction in supply voltage. The frequency divider consumes a sizable amount of 
power due to the high component count working at the VCO fiequency. 
Figure 5-15. Layout of XA PLL 
Figure 5.16. Power consumption breakdown of the ZA PLL 
In order to accurately predict the PLL's performance in a time feasible manner, a 
high-level description language was used to mode1 the XA PLL. The digital 
components of the PLL were modeled in Verilog [48] and the analog components in 
Verilog-A [49]. The mixed mode simuiator, SpectreRF-Verilog 1501 (which is 
available through cadence), was used to simulate the PLL. This enab1ed the full Iock 
characteristics of the PLL to be simulated in less than an hou, as opposed to a few days 
when using a SPICE based simulator. 
The lock time performance of the XA PLL is critical. The fkquency spacing 
between the minimum and maximum fiequency charnels for GSM is 25MHz. Fig. 
5.17 shows that the maximum lock time required for lOOHz resolution is less than 
15p. Note that although it was built into this PLL, two-mode fast lock technique was 
not used to obtain this small lock tirne. AIthough this is much less than what is 
required for the GSM specifications, it has several advantages. First, it adds 6esign 
flexibility to the system designer in that more t h e  of the user's transmission time slot 
can be used for useful data transmission, as opposed to waiting for the fkequency 
synthesizer to lock. Second, less standby power c m  be achieved since the time that the 
receiver must remain on during channe1 scanning is reduced. 
Figure 5.17. Worst case lock tirne characteristics 
(a) @> 
Figure 5.18. Frequency spectnim output of the XA PLL 
The fkequency spectrum of the PLL is also important. Shown in Fig. S.l8(a) and 
(b) below are the fiequency spectra of the Z.4 PLL without and with a notch frequency, 
respectively. The notch fiequency is of 200KHz and a closed loop bandwidth is also 
200KHz. Notice the suppression of quantization noise at 200KHz in Fig. 5.18(b). Also 
notice that the phase noise at 3MHz is -64dBc for a fkequency resolution of lOKHz, or 
-144dBc/Hz, which meets the GSM specification. This means that this PLL can be 
used as the entire trammitter in a wireless transceiver. This represents large savings in 
term of power consumption and area, since a digital-to-analog converter (DAC), analog 
quadrature mixers, and an extra P U  are al l  replaced by just one wideband PLL. Notch 
fkequencies at 400KHz, 6ûûKHz, and 8ûûKHz were also simulateci. These simulations 
revealed no signifïcant advantage over the notch fdter with 2ûûKHz. This is due'to the 
fact that the M e r  away the notch frequency is located, the more close-in phase noise 
(resulting fkom quantization noise) is allowed to accumulate over the closed loop 
bandwidth. 
5.6 Performance Evaluation 
In order to quantitatively evaluate the performance of the PLL described above, a 
figure-of-ment (FOM) suitable for wideband PLLs. The proposed Z4 PLL architecture 
is then compared to other ZA PLLs recently reported in the literature. 
The proposed figure-of-ment for evaluating fast lock PLLs for wireless applications 






where and are the reference spur and the in-band phase noise, respectively. 
The oversampling ratio is given by the ratio of the PFD comparison frequency (fpm) 
and the closed loop PLL bandwidth (fsw), and ais is the effective number of output 
bits of the digital ZA modulator. 
Table 5.4, below, shows the performance comparison of this work with previsously 
published works. Other works include the EA PLLs described in section 5.2 as well as 
some other recent XA PLL irnplementations. Not all PLL implementations were hmed 
for the GSM standard. AU PLL implementations had similar output and input reference 
fiequencies. As the table shows, the proposed PLL has the best FOM measure. 
Table 5.4. Cornpeson of this work with other FA PLLs 
5.7 Conclusions 
A wideband phase-locked loop (PLL) modulator for wireless appLications is reported. 
This modulator is based on PLL fkactional-N frequency synthesis techniques dong with 
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A Digital Fast Lock PLL 
Architecture 
6.1 Introduction 
In the previous chapter, fast lock was achieved by expanding the loop bandwidth large 
enough to reduce the lock time as much as possible whüe preserving the PLL's spur 
suppression capability. In this chapter, a different approach is attempted. A completely 
digital solution to control the control voltage is attempted. It is shown that this 
architecture is suitable for fast lock low frequency resolution applications (such as 
wireless LAN and cordless), and it can also be used as a fiequency lock aid for high 
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resolution applications (such as GSM and GPRS). Furthemore, a technique to reduce 
the phase lock tirne in high resolution applications is demonstrated. 
In a conventional PLL architecture, the phase-fkequency detector (Pm>) controls the 
inputs of the charge pump. As was shown in chapter 3, the charge pump is on for only 
a fiaction of the reference period. This contributes to cycle slipping during frequency 
locking. During phase lock, the fraction of the period during which the charge pump is 
on becomes extremely small. This resdts in a very slow phase lock procedure. 
In this chapter, the PFD and divider are replaced by an alternative digital solution. 
The advantage of this approach is that the charge pumps may be turned on for the entire 
duration of the reference signal's period. Also, the frequency resolution c m  be tuned 
by simply altering the architectural parameters. 
6.2 Proposed PLL Architecture 
6.2.1 Basic Architecture 
A block level diagram of the proposed architecture is shown in Fig. 6.1 [61]. As 
shown, the phase-fiequency detector (PFD) and the fkequency divider are replaced by 
alternative digital circuitry. The main idea behind this architecture is to produce a 
digital word proportional to the instantaneous fkequency of the output of the VCO (or 
fixed prescaler). This digital representation is then digitally conpared to another word, 
the fiequency control word (Fm. The FCW is an input digital word, which 
effectively controls the output frequency of the PLL. If the instantaneous fiequency is 
less than the FCW, then the UP signal is asserted; on the other hand, if the 
instantaneous ftequency is more than the FCW, then the DN signal is asserted. Once 
the UP or DN signal is asserted, it is continuously asserted until the output of the digital 
comparator changes. If the instantaneous fiequency is equal to the F m ,  then both the 
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UP and DN signals are deasserted and the loop fdter is left unchanged. Unlike the 
PFD, there is no state where the UP and DN signals are asserted simultaneously. 
Ko 
- L F 
Comparator 
< PRESCALER / dirby-P 1 
Figure 6.1. Block diagram of proposed PLL architecture 
The fiequency detection process is accomplished by the counter-accumulator-shift 
register combination. Its operation is best descnbed by an example. Let the constant 
prescaler division ratio be 8, and the counter be a 4 bit counter. The counter effectively 
counts the number of prescaler cycles in one reference penod, T,f. Let the desired 
fiquency division range be 64 to 72. If the output frequency of the prescaler is much 
less than the desired frequency, the counter would count less thao 8 cycles. This would 
cause the UP2 signal to be asserted, which in hm, causes a large amount of current to 
be injected into the loop flter. On the other hand, if the output fiequency of the 
prescaler is too large then the counter counts more than 9 prescaler cycles per reference 
period. In this case the DN2 is asserted, which causes a large amount of current to be 
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drawn from the loop filter. When the output frequency of the prescaler is near the 
desired value, the counter contents is either eight or nine. If the prescaler and counter 
are considered to be the total fiequency divider, the total division ratio is either 8*8=64 
or 8*9=72. The counter outputs a ' 1 ' when the counter content is nine, and outputs a 
'O' when the counter content is eight. 
Finer division resolution can be achieved by counting the number of 1's fkom the 
counter. If a resolution of 1/64 is required, then the samples fi-om the counter are stored 
over a 64 sample window. This window is implemented as a shift register. The 
number of 1's in the shift register is equal to the desired fiactional resolution. In order 
to sum the number of Ys, the output of the counter is sirnultaneously fed to the shift 
register as well as an accumulator. The last value popped out of the shift register is * 
subtracted fkom the contents of the accumuiator in order to preserve the 64 sample 
window. The accumulator contents are then compared to the FCW. Note that fier 
frequency resolution can be achieved by simply increasing the sample window size. 
6.2.2 Resolution Enhanced Architecture 
One disadvantage of the above architecture is that the loop fdter control voltage is 
updated once every T,f period. This limits the achievable fiequency resolution for a 
given lock time requirement. If the charge pump current is too large, this may cause 
the control voltage to advance beyond the desired value before it is updated. This may 
cause the control voltage to oscillate around its desired value, and hence the PLL would 
be unstable. One way to circumvent this problem is to reduce the charge pump current. 
This, however, may result in an excessively large lock t h e .  Another solution is to 
mod@ the architecture to use a bank of pipehed counters, as shown in Fig. 6.2. The 
charge pump update time is decreased linearly with the pipeline depth. The operating 
frequency of the accumulator, shift register, and the comparator also increase linearly 
with the pipeline depth. Therefore, the two main disadvantages of this architecture are 
increased area and power consumption. 












Figure 6.2. Fast Lock Digital PLL with pipelined counters 
In order to quantify the increase in power consumption due îo pipelining, basic size 
(which affects the capacitive load) and operating frequency models were derived in 
terms of the design parameters. The main source of power consumption has been 
assumed to be dynamic power. Dynamic power consumption in digital CMOS circuits 
is given as 
Pdyn = a 0 4  * C ~  ' Vdd ' Vswing . (6-1) 
where CL is the load capacitance, Vdd is the supply voltage, V,, is the output Iogic 
swing, f is the operating fiequency, and -1 is the 0+1 data toggling at the output. 
Fout -
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The models for the digital portions of the PLL are shown in Table 6.1. 
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Figure 6.3. PLL's relative power increase due to pipelinhg 
The variable FI denotes t le minimum required output fiequency, P is prescaler's 
C W T E R  6. A DIGITAL FAST LOCK P U  ARCHITECTURE 104 
division ratio, Fer is the reference fiequency, F, is the required fkequency resolution, 
and f, is the VCO output frequency. Using typical number of P=16, FE~lOMHz, 
fv,=2.4GHz, Fi=2.4GHz, the total increase in power consumption due to pipelinhg 
c m  be quantif'ied, as shown in Fig. 6.3. 
6.3 Low Resolution Fast Lock Implementation 
In this section, two implementations are detailed. One is for the IEEE 802.11 wireiess 
LAN standard and the other is for the DECT standard. Issues such as datapath width, 
frequency plan, and lock tirne are discussed. 
Fh t ,  the implementation IEEE 802.1 1 wireless LAN standard is detailed. Table 
6.2 summarizes the relevant specifications for this standard. 
In order to meet the operating fkequency range, while still maintainhg a reasonable 
frequency at the output of the prescaler (around lOOMHz), a fxed prescaler division 
ratio of 16 and counter ratios of 15/16, and a reference fiequency of lOMHz were 
selected. The counter sample window must be large enough in order to produce a 
frequency resolution of 75KHz. In order to meet this specification, a window of 2200 
samples is required. The lock tune c m  be estimated by multiplying the number of 
samples required in the window by the reference fiequency. This assumes that the 
VCO is in a fiequency range such that the value of the counter after one reference 
period is either 15 or 16. In practice, the lock time may be larger than this value, but 
not by a siNcant amount since the UP2 and DN2 signals quickiy move the VCO into 
the correct fiequency range. The lock t h e ,  in this case, is estimated to be 220p, 
which is less than the standard requires, which is 300~. 
Table 6.2. Specifications of 802.1 1 wireless LAN 
Parameter 
Operating Frequency 
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The last parameters to be adjusted are the charge pump currents and the loop filter 
parameters. Note that the frequency resolution and the lock time are independent of the 
loop filter panimeters. This is an extremely beneficial property of the digital PLL 
architecture since it enables the loop filter parameters to be shrunk to very small values. 
The loop filter parameters are adjusted to merely ensure that the slew rate of the control 
voltage is exactly one fiactional resolution per reference period. For a VCO gain of 
S O M I W V ,  the slew rate of 1.25mV per reference period is required to change by one 
channel per reference period. Using a charge pump current of 5p.A and a capacitor size 
of 308pF satisfis this requirement. As stated before, the loop nIter is left tristated 
when the PLL is locked. In practice, leakage current WU cause the loop filter voltage 
to drop. If a leakage current of InA is assumed, it would take 3 10p for the PLL detect 
a loss of lock condition and to correct the voltage across the loop hlter. Since this 
action occurs periodically, it would cause a spur at 3.225KHz away from the output 
fkequency. Note however, that a fiequency resolution of only 75KHz is required; 
therefore, this spur does not need to be taken into consideration. Table 6.3 shows the 
PLL parameters required for the IEEE 802.11 wireless LAN standard, assuming a 
direct conversion wireless receiver architecture (see Fig. 2.l(c)) is used. 
Table 6.3. PI AN standard 
If a single IF or double IF receiver is used, then different sets of target output 
frequencies would be generated depending on frequency plan of the system used. For 
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example, if a single IF receiver is  used with an IF frequency of 200MHz, the required 
LO signal fkom the fiequency synthesizer would range fkom 2.6GHz to 2.683GHz. 
Fig. 6.4 shows the frequency spectrum of the digital PLL implemented. As shown, 
the spur levels are well below -8ûdBc, which conflfms the spectrai purity of the 
synthesized signal. 
Figure 6.4. Frequency spectmm of the digital PLL 
The other standard considered was the DECT cordless standard. The relevant 
specifications for this standard are summarized in 6.4. As shown, two lock time 
requirements are shown; one requirement is for the base station, whiie the other is for 
the handset. 




Lock T h e  (H.S.) 
Lock Time (B .S .) 
Value 
1880MHz- l 9 O O m  
SOK& 
450ps 
3 0 ~ s  
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The same design procedure is used as before and the resulting PLL parameters are 
summarized in 6.5. These parameters meet the requirements for the handset, however, 
the lock t h e  parameter is t w  large for the base station requirements. In order to meet 
the lock time specification of 30p, the 8 counters were pipelined. This results in an 
excessive amount of power consumption. However, since this is for base station 
operation, the power consumption constraints are more relaxed. The resulting lock 
t h e  is 20p, which meets the base station specification. The frequency spectmm of 
the resulting PLL was similar to that implemented for the IEEE 802.1 1 wireless LAN 
standard. 
Table 6.5. PLL parameters for the DECT cordless standard 
1 PLL Parameter 1 Vdue 1 
1 Prescaler Division Ratio / 8 1 
1 Counter Values 1 15.16 1 
1 Bitwidth datapath 1 13 bits 1 
6.4 High Resolution Fast Lock Implementation 
6.4.1 Direct Implementation 
For higher resolution standards the design parameters of the digital PLL architecture 
become excessively large. To demonstrate this, the GSM standard is used as an 
example. The relevant specifications for this standard are summarized in Table 6.6. 
Table 6.6. Specifications of GSM wireless standard 
[ Freq. Resolution 1 50Hz 1 
Parsmeter Value 
Operating Frequency - 880MHz-9 15MHz 
t 
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Using the same design procedures as before, the resulting PLL design parameters are 
Lock Tirne (voice) 
h c k  Time CGPRS) 
shown in Table 6.7. As the table shows, the shift register length is excessively large, 
577ps 
2 0 0 ~  
creating a very long lock time. Even if the PLL reference fiequency is doubled and the 
prescaler is eliminated, a pipelinhg of 18 counters is needed to meet the GSM voice 
wireless standard, and a p i p e h g  of 50 counters is required to meet the GPRS 
wireless data standard' s lock time specification. This shows that using this architecture 
as is, is not practicai for high resolution wireless standards. 
Table 6.7. PLL parameters for the GSM wireless standard 
6.4.2 High Resolution Fast Lock Architecture 
PLL Parameter 
Prescaier Division Ratio 
Counter Values 




An altemative use of this architecture is to use it as an aid for fast fiequency lock. Fig. 
6.5 shows how this can be used. As the figure shows, a conventional PLL architecture 
is used dong with the digital fast lock architecture integrated into it as a second loop. 
The output of the VCO goes into both the conventional PLL's prescaier, as weil as the 
£îxed prescaler of the digital fast lock PLL. The output of the digital fast lock PLL is 
merged with that of the PFD to drive the charge purnp. The "LOCK DETECT" signal 








Charge Pump Current, 1, 5pA 
R lm 
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PLL once the digital PLL has locked within its required resolution. The digital PLL is 
then powered down, and the regular P U  completes the lock procedure. 
Simulations have shown that even with only lKHz accuracy, the PLL may sti l l  take 
a long time to lock depending on phase difference between the feedback, V, signal and 
the reference, R, signal. This is due to the phenornenon discussed in chapter 3. In 
order to help reduce the phase lock tirne, counters in the fkequency divider are reset so 
as to atternpt to align the R and V phases together once fkequency lock is zchieved. 
Mismatches in phase can still occur as a result in delay fiom the counters in the divider 
to the PFD. Matchhg the delays less than lns is difEcult in practice; therefore, a 
misrnatch of lns was assumed. 
Fref (R signal) 
LOCK 
DETECT 
Figure 6.5. Proposed fast lock fine resolution PLL architecture 
Fout 
---t 
Once again, GSM, is used as a design example. Both the digital fast lock technique 
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and the phase resetting technique were used. The digital PLL was optimized for a 
frequency accuracy of 40KHz. A 2600 bit shift register is required, dong witb a 12-bit 
datapath. Eight pipelined counters were required to reduce the fiequency lock time 
down to 25p.s. For a VCO gain of 40MHzN, this puts the control voltage at 1mV away 
fiom the desired value. When resetting the phases to within lns, the phase lock time 
requires an additional 83p .  Without the phase resetting technique, the phase lock time 
is as high as 1 2 7 ~ .  This puts the total lock time to a little under I l O p ,  wbicb is weil 
below the required 200p for the GSM or even the GPRS standard. Fig. 6.6 shows the 
reduction of lock t h e  using îhe various above mentioned techniques. 
Figure 6.6. Lock time speed-up using fast fiequency and phase locking techniques 
6.5 Performance Evaluation 
In order to quantitatively evaluate the performance of the PLL descnbed above. a 
figure-of-merit (FOM) suitable for fast lock PLIA is given. The fast lock PLL 
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architecture reported is then compared to the other fast lock PLL techniques described 
in chapter 2. 
The proposed figure-of-ment for evaluating fast lock PLLs for wireless applications 
is given as 
where Ci is the largest capacitor in the loop filter, is the area of the digital 
circuitry of the P U ,  P is the power consumption of the PLL, and TL is the total lock 
the.  Note that these measures include ail components of the PLL except the VCO. 
Table 6.7, below, shows the area, power, and lock time estimates of the fast lock PLL 
architectures detailed in chapter 2 with respect to a conventional fractional-N PLL. All 
PLL implementations were tuned for the GSM application (although not ai l  were able 
to meet the lock time specifications). As the table shows, the proposed PLL has the 
best FOM figure. 
Table 6.8. Cornparison of this work with other fast lock PLLs 
6.6 Conclusions 
Architecture 
Frac-N PLL 1341 
Two-mode [Il] 
DSP PLL [q 
Dual h o p  171 
Feed Forward 19 ] 
FDD PLL 1131 
Proposed 
In this chapter a simple, yet effective method of reducing the lock time has been 
demonstrated. It has been shown that the lock time and fiequency resolution trade-off 
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advantage of this is that in the digital domain, the trade-off deds with the area and 
power penalties incurred for extra performance gains. The PLL's lock time and 
frequency resolution are, therefore, independent of the loop filter paramters, which 
enables a drastic reduction in loop filter sizes. This enables a M y  integrated solution. 
The digital PLL architecture has k e n  shown to be effective for low fkequency 
resolution standards such as cordless and wireless LAN standards. For high frequency 
resolution standards, such as GSM, the architecture can only be used as a frequency aid 
circuit. The cost of fine resolution becomes excessively high in terms of area penalty 
as well as lock the .  A simple, yet effective means of reduciog the phase lock time is 
achieved by resetting the counters in the frequency divider at the first positive edge of 






In the previous chapters, it has been shown how to leverage digital technology to 
enhance the performance and facilitate high level integration of phase locked-loops. In 
Chapter 5, a large digital block (the modified sigma-delta modulator) is used to 
randomize spurs generated by fractional-N PLLs and also to widen the closed loop 
bandwidth of the PLL. This large digital block operates at a relatively low fkequency 
(-1OMHz). In Chapter 6, a high-speed digital block is used to obtain a digital 
representation of the output fkequency. This estimate is then compared to the desired 
output frequency (also a digital word). 
In this chapter, new dynamic and static logic families are proposed. These logic 
families can be used to reduce the power consumption of the PLL architectures 
reported in chapters 5 and 6. First, the logic families are described in detail. This is 
followed by an evaluation of how much of the PLL's power is reduced in cornparison 
with a standard cell implementation. 
7.1.1 Introduction of Low-Power Design 
Perhaps one of the most pervasive trends in advanced digital circuit design is low- 
power design. Low-power design is especially important in portable applications in 
order to prolong battery lifetime. Reducing power consumption also helps in reducing 
heat dissipation in rnicrochips. This simplifies chip heat removal and hence reduces 
packaging costs. Power consumption in any digital design is dominated by dynamic 
power consumption, which is given as 
where CL is the load capacitance, Vdd is the supply voltage, Vswh, is the output logic 
swing, f is the operating frequency, and -1 is the 0+1 data toggling at the output. 
One important method of improving the peiformance of a system is to use dynamic 
logic. Dynarnic logic, however, generally suffers from high susceptibility to noise and 
high power consumption. 
For moderate performance applications, a static logic family may be used. In these 
types of applications, minimizing leakage power is often more important than dynamic 
power. One effective method of minimizing the leakage power is to minimize the 
supply voltage. In doing sa, however, the performance of the circuit techniques must 
be guaranteed at very low supply voltages. 
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7.2 Dynamic Differential Logic Families 
In this section, a new class of dynamic differential logic, swing limited logic (SLL), is 
presented [63]. It is shown that this class of circuits provides very high performance at 
power-delay products an order of magnitude less than conventional circuit techniques 
at nominal supply voltages. First, the cboice of dynamic differential logic is justified. 
The requirements for reliable operation of SLL are also detailed. This follows a 
detailed description of two implementations of SLL, Short-Circuit Current Logic 
(SC~L) and Clock-Pulse Controiled Logic (CPCL). The performance of SLL is 
supported by experimental results. 
7.2.1 Swing Limited Dynarnic Differential Iogic 
Conventional Dynamic Logic 
Dynamic logic is usually preferred over static logic in high-performance applications 
due to its speed advantage [51]. There are two classes of dynamic logic: single-ended 
and differential dynamic logic. A simple single-ended dynamic gate is shown in Fig. 
7.l(a). During evaluation, if all inputs are low, interna1 node, X, is left floating at logic 
high. The voltage at this node may drop due to leakage current or crosstalk noise from 
adjacent lines. If the voltage on this node becomes too low, it can cause incorrect 
switching of the output inverter. One solution to this problem is to insert a feedback 
keeper device, MP2, shown in Fig. 7.l(a). This, however, cornes at the expense of 
reduced performance. 
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Figure 7.1. Dynamic Logic (a) single-ended, (b) differential 
A basic dynamic differentiai gate is shown in Fig. 7.l(b). One advantage of this 
configuration is that it overcomes the non-inverting characteristic of single-ended 
dynamic logic. Crosscoupled PMOS transistors dso help noise immuaity. Consider 
the case when Y is logic low, this means that X is logic high. Unlike the single-ended 
case, tbis node is not floating, since P3 is on. This added noise immunity cornes at no 
extra delay cost. 
One disadvantage of dynamic logic, however, is that it exhibits higher switching 
activity (a in Equation 1) than static logic. Furthermore, dynamic differential logic 
@DL) has a switching activity of 1, rendering it incapable of exploiting signal 
correlation to decrease power consumption. This may render DDL to be more power 
consuming than static CMOS for digital signal processing @SP) applications. For this 
reason, low-power design of dynamic differential logic is essential to keep it a viable 
circuit technique for high-performance and low-power requirements. 
7.2.1.2 Noise Analysis of Swing Limited Dynamic Logic 
One method of sa t i smg  these two connicting requirements is to reduce the logic 
swing of dynamic differential logic. This however, reduces the noise margin to an 
already noise susceptible circuit. For this ~eason,  a method of quantiQing the 
minimum reliable logic swing must be developed. 
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For equaily loaded differential outputs, the two strongest factors in varying the 
output voltage are leakage current and crosstalk. The effect of leakage cunrent may be 
reduced by using cross-coupled PMOS transistors P3 and P4, as shown in Fig. 7.l(b). 
Another method of reducing the leakage cunent is to increase channel length of the 
pull-down NMOS transistors. This, however, cornes at the expense of reducing the 
performance of the gate. 
6 
Figure 7.2. Configuration for crosstalk mode1 
To evaluate the effect of crosstdk, a 0 . 3 5 ~  CMOS technology and a simple 
configuration shown in Fig. 7.2 have been assumed. In this configuration, there are two 
aggressor nodes adjacent to one victim node. It is assumed that both aggressors have 
the same driving strength and that the v i c b  is floating. 
There are several factors that affect crosstak [54]. The most important factors, for 
this study, are 
voitage swing of the aggressor, 
aggressor net adjacency, and 
victim to aggressor net spacing. 
Fig. 7.3 illustrates the effect of varying both the voltage swing and the net spacing 
between the victim and the agg-ressor. The nets have k e n  assumed to be adjacent for 
200pm, which is a fair assumption for local intercomects. 
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Figure 7.3. Coupled voltage dependence on voltage swing and net spacing 
In SLL design, it is especially important that differential signals have common 
mode rejection of noise. A simple way to achieve this is to route bath signals together 
so that if one line picks up any noise, there would be a high probability that its 
complementary wire would also pick up the same noise. The couphg capacitance 
between the two lines, however, can cause slow switching on the differential signals, 
since they switch in opposite directions of one another. This delay also depends on the 
net spacing between the differential wires and the voltage swing on the wires. Fig. 7.4 
illustrates the effect of varying both the voltage swing and net spacing between the 
differential wires on the delay of the differential signal. 
To decide an optimum point for the logic swing, a-weighted fünction which takes 
into account both the normalized delay variation and the coupled voltage can be 
expressed as 
F = AVmrpled+td.normalized (7-2) 
. .  * 
Muumizing this equation, gives the optimum point at a voltage swing of 0.7V. Further 
increase in voltage swing may be necessary ia the case of longer wires or taking into 
account supply noise. 
Figure 7.4. Normalized delay dependence on voltage swing and net spacing of 
diffaential signals 
Short-Circuit Current Logic 
7.2.2.1 Basic Operation 
The first proposed dynamic differential logic famüy, called Short-Circuit Current 
Logic (s?L) [55,67] is s h o w  in Fig. 7.5. Its basic operation is now explained. When 
CK is high, the CMOS inverter at the bottom @Pl, M N )  discharges node B to O. 
This turns on MP2 and MP3. MP4 and MP5 act as p a s  gates and are turned off for this 
duration of the clock pulse. The circuit is effectively in precharge mode. During the 
evahation mode, the CK input s taîs  to go low. For a brief amount of tirne, both MP1 
and MN1 are turned on. First, the pass gate PMOS transistors are enabled. Secondly, 
the CMOS inverter dissipates short-circuit current. This discharges one output through 
the N-logic tree according to the input logic. The amount of voltage drop across the 
output is determined by the amount of shortcircuit current dissipation, which in tuni, 
depends on the W/L ratio of the pull-down inverter as well as the clock slew rate [53]. 
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Figure 7.5. Short-Circuit Current Logic (SC~L) Gate 
One important point to note is that the maximum voltage at node B is VDD-VTN,body. 
This means that the body tenninals of M f 2  and MP3 need to be biased to a boosted 
suppIy voltage to effectiveiy turn them off and the clock swing can be reduced to VDD- 
VTNVbody- MP4 and MP5 now must have their body temiinals biased to VWeu since they 
are driven by a reduced swing clock signal. Reduced clock swing helps in reducing 
energy consumption and effect. of clock feedthrough effect [5f], which are serious in 
reduced swing dynamic logic. 
7.2.2.3 Modified SC'L Gate 
The basic S C ~ L  gate suffers from variation of voltage swing in the presence of variable 
output loads. One solution entails placing a diode from VDD to the output nodes in 
order to limit the voltage swing. Although turn on time of the diode is slow, it can be 
used to hold the output voltages to fixed values at penods of low activity. FWng the 
voltage swing also permits the use of charge sharing as in Charge Recycling 
Differential Logic (CRDL) [52]. This results in a new gate, Quasi-static SC~L 
(QSC~L), shown in Fig. 7.6. 
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Figure 7.6. Quasi-static SC~L (QSC~L) Gate 
Vwell +SZ4 
CK Completion Signal 
to Next Stage 
Corn letion Si na1 If-$& 
Figure 7.7. SC~L Asynchronous Pipelining Strategy 
SC~L Gate Pipelining 
One important issue in high-speed dynamic logic design is that of clocking. 
Distributhg the dock signal to every single gate signifcantly increases the system's 
clock power. Fig. 7.7 demonstrates an efficient way to pipeline SC~L gates. In SC~L, 
the clock is applied only to the flist pipeline stage. Subsequent stages receive a 
completion signal. The completion signal is generated for free. Since node B 
represents the inversion of the clock signal and it does not fully switch until the output 
has cornpletely settled, it may be used as a completion signal for the next stage. The 
disadvantage of this scheme is that it places a larger load on node B, which may slow 
down circuit operation. 
7.2.2.5 S C ~ L  Simulation R d t s  
In this section, S ~ L  is evaluated in terms of its delay, power, robustness and is 
compared to other Iogic families. AU gates were implemented in a 0.35p.m CMOS 
technology . 
111 211 311 41 
Fanout mismatch 
Figure 7.8. Output voltage swing sensitivity to load mismatch 
O ! ! 205 
0.2 0.4 0.6 0.8 1 
Input Voltage Çwing (V) 
Figure 7.9. Output voltage. swing vs. input voltage swing 
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Since logic swing is limited by testricthg the evaluation t h e ,  the output voltage 
swings may Vary according to loading conditions. A SC~L Ïnverterhuffer was used for 
this characterization with nominal operation conditions of Vdd=3.3V, fcL&OOMHz, 
VS-&8V. The output voltage swing sensitivity to fan-out mismatch is shown in Fig. 
7.8. Another important characterization, the output voltage swing and gate's delay 
sensitivity to input voltage swing, is shown in Fig. 7.9. As the figure shows, an input 
voltage swing between 0.W to 1V causes very Little change in the gate's performance. 
This shows that the gate has good regenerative properties as long as noise injected into 
the output lines is less than 400mV (0.W-0.4V). 
A full-adder (FA) is used as a benchmark circuit to compare S ~ L  to other logic 
styles. Using a fanout of 3 and Vdd=3.3V, the results shown in Table 7.1 have been 
obtained. As the table reveals, QSC~L bas 37% less energy than S ~ L ,  due to charge 
recycling. S ~ L  and Q S ~ L  are compared to other logic families (normalïzed to 
1ûûMHz) in Fig. 7.10. This figure shows that both S ~ L  and QSC~L exhibit an order 
of magnitude less power-delay product than other logic families. 
Fig. 7.1 1 shows a chip micrograph of two 8-bit asynchronous pipelined SC%-based 
CRAs. Both CRA's were optimized for 0.7V logic swing and 700MHz operation. In 
order to ease testing, an on-chip oscillator (CKGEN) and output fiequency dividers 
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@N2) have been used. Current-mode logic (CML) has ken  used in the DIV2 circuits 
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Delay (ns) 
Figure 7.10. Cornparison of S C ~ L  with 0 t h  logic families [56] 
Figure 7.1 1. Chip micmgraph of fwo SC~L carry ripple adders 
In order to test the functionality of the pipelined CR& an input vector of A[7:0]=1, 
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B[7:0]=0, and alternates between 1 and O at one-half the dock fiequency, which 
means that the intemd dock rate is running at 8x the output signals' rate. The 
measured output of the adder is shown in Fig. 7.12. Since the waveforms display a 
90.9Mtfi operating fiequency, the intemal dock rate is 727MIXz. The measued delay 
between Sum[7] and Sum[3] is SOOps, which translates to an interna1 delay of 67ps per 
FA. The results of the simulated and the measured SC*L FA implementations are 
compared in Table 2. 
I . - - .  . . . -  
6.000 ns 70 .m nr 95.000 ns 
5.00 nrldlv ree i  iime r r i a g i r  maes 
@< 1 > sm.000 IN r Z C  1 1  M.BQO ns Edgi 
y l (  1 )  -550.000 iN rl( 1 )  6 6 . W  n i  
ael ta y OSO.000 uV a i l l a  II 000 pr 
i l e r l t s  II 1.250006Hz 
1 f i 0 0 . o a v  
Figure 7.12. Waveform output of test results from 8bit CRA (Sum[3] and Sum[7] 
output bits) 
Table 7.2. Simulated & rneasured results of FA SC~L 
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7.2.3 CPCL Logic Family 
7.2.3.1 Basic Operation 
One weak point of SC*L is that it has low driving capability due to the shoa amount of 
time the short-circuit current is available. Another swing LUnited dynamic differential 
logic family, CIock Pulse Conirol Logic (CPCL), is proposed to solve this diffîculty 
[63]. Fig. 7.13 shows the CPCL gate. This circuit creates a pulse fkom the CK signal 
by a high-pass passive RC fdter, eff'tively differentiating the clock signal. When the 
CK signal is low, the circuit is in the precharge phase. When the CK signal goes bigh, 
the coupling capacitor, C, Uows a certain amount of charge to enter node A. This 
charge is trapped at that node when the CK signal fraishes switching to high. 
Transistor MN2 acts as a resistor. Effectively, MN2 and C act as a passive high-pas 
RC fdter. The RC thne constant may be adjusted according to the desired load drive 
and voltage swing. 
Figure 7.13. Basic CPCL Gate 
Unlike SC~L, CPCL requires both the clock signal and its complement. The 
implementation of coupling capacitor, C, in a digital CMOS technology entails the use 
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of a separate N-Weil. This incurs heavy area penalties. Since a separate couphg 
capacitor is required per gate, it is not practicai to use CPCL to implement large logic 
blocks. It is, however, useful in implementing bus drivers and high fanout gates, since 
its driving capability far exceeds that of SC~L. 
CPCL Characterization 
CPCL is now evaluated in t e m  of its driving capability and its sensitivity to load 
mismatches. h al i  cases, nominal conditions of Vdd=3.3V, faK=500MHz, voltage 
swing = 1V are used. Fig. 7.14 shows the output voltage swing sensitivity to load 
mismatch. 
One of the main reasons for using CPCL is its superior dnving capability (as 
compared to SC~L). Fig. 7.16 shows a CPCL inverter's delay as a function of load 
capacitance for a constant voltage swing. The delay of a static CMOS (SCMOS) 
inverter is shown in the figure for purpose of cornparison. The CPCL cuve exhibits 
lower slope due to its reduced logic swing. 
Figure 7.14. Output voltage swing sensitivity to load mismatch for CPCL logic 
C m m R  7. L A  W-POWER, HNIGN-PERFORMANCE DIGITAL AHTHMETIC 128 
Figure 7.15. Delay versus load capacitance for CPCL logic 
Differential S tatic Logic Family 
In this section, a low-voltage high-performance static logic family is characterized and 
evaluated. This logic family is to be used as a building block for implementing the 
logic portion of the ZA digital modulator. 
7.3.1 LVDSL Family Operating Principle 
The basic Low-Voltage Differential Static Logic (LWSL) gate [64,65], shown in Fig. 
7.16, is based on the DCVS logic farnily. This circuit will be referred to as LVDSL-1. 
The operation of the gate is best described through an example. Suppose ini t idy 
OUT=l, OUT=O, IN=l, and %O. When the inputs toggle @=1+0 and Ï&=O+l), 
node 1 will be pulled down to OV through MN4. This would turn on pull-up transistor 
MP1 and thus charging OUT to VDD. This, in tum, would tum on transistor MN1, 
which would act as a diode. Node 2 would now be puiled up to VDD-VT,rnI and thus 
huning off MP2. Now that MP2 is tumed off the OUT node is allowed to be pulled 
down through MN2 and MN4; however, since MN2 also acts as a diode, the OUT node 
is only pulled down to VTm2. Also note that since the low voltage level is always a 
threshold drop above zero volts, the gate input to MN3 will be at VT. 
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Figure 7.16. A schematic of a LVDSL- 1 inverterhuffer 
Analysis of this circuit indicates that its operation can outperform that of DCVS for 
two reasons. ~ k t l y ,  as in differential split-level logic (DSL) [71], transistors MN1 and 
MN2 help isolate the pull-up devices from the NMOS differential tree and hence the 
pull-up devices may be sized up to enhance speed. Secondy, intemal nodes 1 and 2 
never exceed VDD-VT, which means that the evaluation transistors MN3 and MN4 are 
always gate overdriven (operate in the linear region) [59]. Transistors operating in this 
region switch faster since they do not have to fust enter saturation region. 
The circuit, however, does suffer fkom the drawback of subthreshold Ieakage 
current. Close examination of the circuit indicates either transistors MN3, MP2 or 
transistors MN4, MP1 are weakly turned on. In either case, this causes leakage current 
in both branches of the differential logic tree, which is signifcant for nominal supply 
voltages. One effective means of minimixing the leakage current is to aggressively 
scale the supply voltage. The leakage current can be fuaher eliminated by using power 
down circuitry as shown in Fig. 7.17. This circuit is referred to as LVDSL-2. 
Transistors MN5 - MN7 eliminate leakage current due to weakly tumed on NMOS 
devices. When the SLEEP signal is enabled, cross-coupled transistors MN5 and MN6 
pull down the bw-level signal (either OUT or OUT) fkom VT to OV. Differential 
mode of operation is assured by transistor MN7. Leakage currents due to MP1 or MP2 
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are reduced by applying a high bias voltage ( p a t e r  than VDD) to the body terminal of 
these devices. This has the effect of increasing the effective threshold voltage of these 
transistors and thus biasing the PMOS transistors closer to the cut-off mode of 
operation [59]. 
LVDSL-1 and LVDSL-2 are now evaluated in terms of delay, power, energy, and 
leakage curent. They are also compared to other static Iogic families. AU gates were 
hplemented in a 0 . 3 5 ~  CMOS technology. 
Figure 7.17. A Schematic of a LVDSL-2 inverterhuffer 
7.3.2 LVDSL Characterization 
First, a LVDSL-1 inverterhuffer is characterized and cornpared to complementary . 
CMOS inverter. Fig. 7.18 shows how the power-delay product scales with supply 
voltage. These measurements have been taken at 200MHz and the dnving load was a 
fanout of one. The figure shows two interesting facts. LVDSL-1 was functional at a 
supply voltage of only 0.8V, while a conventional CMOS inverter failed to operate at 
this low voltage. Another point to note is the sharp rise in energy (power-delay 
product) consumption for voltages over 1.5V. These two facts restrïct the feasible 
operating supply voltage for LVDSL between 0.8V and 1.W. 
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LVDSL-1 is now characterized in terms of its driving capability. Once again, 
complementary CMOS has k e n  used as a reference circuit. Fig. 7.19 shows the 
driving capabilities of LVDSL-l and complementary CMOS for loads ranging fiom 
O P  to 1ûûE. These measurements were taken at an operating fkequency of 2ûûMHz 
@ VDD=lV. For loads less than 20fF, cornplementary CMOS outperforms LVDSL-1; 
however, for higher loads, LVDSL-l clearly outperforms cornpIementary CMOS in 
terms of delay and power consumption. This is due to the fact that in LVDSL, the pull- 
up PMOS's are isolated fiom the NMOS tree by the diode bransistors, and hence pull-up 
and puil-down operations may be performed more effkiently. 
[---L- PDP -CM09 PDP] 
.Figure 7.18. Energy (power-delay product) of a LVDSGl inverterhuffer 
Figure 7.19. Power and Delay of LWSL- 1 versus output capacitance 
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The leakage current in LVDSL-1 is also characterized as a function of supply 
voltage and shown in Fig. 7.20. Fou.  different cases are iuustrated. Leakage current of 
LVDSL-l is graphed. Two variations of LVDSL-1 are shown; the body terminais of 
MPl and MP2 are biased to two different boosted voltages as in LVDSL-2; however, 
the pull-down circuitry (MM-MN7) of LVDSL-2 has k e n  omîtted to investigate the 
effectiveness of body biasing alone. Lastly, the leakage current in a CMOS inverter is 
provided as a reference. Clearly, body biasing alone does help, but it seems there is an 
upper limit to the reduction in leakage current. Since this upper limit is far fkom the 
ideal (CMOS inverter), the effectiveness of LVDSL-2 must be investigated. 
Figure 7.20. Leakage current of LVDSL- L invertedbuffer 
LVDSL-2 is f m t  characterized in terms of leakage current in order to determine Its 
effectiveness. This is shown in Fig. 7.21. Clearly, LVDSL-2 fulfills its task of 
reducing the leakage current to comparable levels with respect to a CMOS inverter. 
Fig. 7.21 also reveals that biasing the body terminals of MP1 and MP2 beyond 1V 
above VDD does not yield much improvement in leakage current reduction for supply 
voltages less than 2V. Fig. 7.22 compares LVDSL-1 and LVDSL-2 in terms of 
dynamic power and delay. Clearly, the overhead circuiûy associated with LVDSL-2 
has minimal impact on its performance. 
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Figure 7.21. Leakage current of LVDSL-2 inverterhuffer 
Figure 7.22. Power and Delay of LVDSG l and LVDSL-2 
7.3.3 LVDSL Evaluation 
In order to evaluate the effectiveness of LVDSL it is necessary to compare it with 
currently used logic styles. Such logic styles include complementary CMOS, DPL, 
SRPL, CPL, and DCVS. A full-adder implernentation is used to compare the different 
logic styles. The logic tree used for the full-adder is shown in Fig. 7.23. This tree was 
used in LVDSL, SRPL, CPL, and DCVS. The logic configuration used for DPL and 
CMOS can be found in [60] and [59], respectively. A fanout of 1, uniforniiy 
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distributed input vectors, and a dock fiequency of 2ûûMHz are assumed. For a supply 
voltage of 1.2V, Table 5.4 shows the delay, power, and energy of various full-adder 
impIementation normalized with respect to LVDSL-2. Clearly, for its operating range, 
LVDSL performs the best in terms of delay, power, and energy. 
Cin 





S u m  Tree 
Figure 7.23. Full-adder differential logic tree 
Table 7.3. Full-adder Performance at V D ~  1.2V Normahed to LVDSL2 
LVDSL is also evaluated in terms of area. Fig. 7.24 shows the layout two D-type flip- 
flops (DFFs). Fig. 7.24(a) shows the layout of a DFF implemented in conventional 
CMOS, while Fig. 724(b) shows the layout of a DFF implemented in LVDSL. As the 
figure reveals, the LVDSL DFF occupies 10% less area than a conventional DFF, 
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Fig 
(a) 
ure 7.24. D-type flip-flop implemented in (a) c 
- 10.lIlm > 
(b) 
:onventional CMOS and (b) LVDS 
7.4 Low-Power Digital Logic in PLL Architectures 
7.4.1 Fast Lock Z.A PLL Implementation 
LVDSL has been used to implement the digital Di as well as the digital control 
circuitry in the XA PLL architecture proposed in chapter 5. Fig. 7.25 below compares 
the LVDSL implernentation with the conventional CMOS implernentation. The delay 
on both the LVDSL and the conventional CMOS were set to be equal. As the figure 
reveals, LVDSL is capable of reducing the power product of the digital modulator by 
an additional 35% even if pipelining and voltage scaling are used in the conventional 
CMOS implementation. Since the delays are set to be equal and both operate at the 
same frequency (13MHz), it can be said that the LVDSL Mplementation exhibits 35% 
less energy-delay product than the conventional CMOS implernentation. Note that 
LVDSL exhibits power savings despite the fact that differential signals are used, which 
means that the switchhg activity of the LVDSL implementation is double that of the 
conventional CMOS implementation. 
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c 
Figure 7.25. Cornparison of LVDSL and conventional CMOS for ZA modulator 
implementation 
7.4.2 Fast Lock Digital PLL Implementation 
S ~ L  and CPCL have been used to implement the digital logic in the fast lock digital 
PLL implementation. CPCL has been used in driving heavily loaded lines such as 
driving the output of the counter to the shift register as well as the accumulator. The 
adder in the accumulator was implemented as a carry ripple adder. The three 
implementations listed in chapter 6 (EEE 802.11 wireless LAN implementation, 
DECT handset implementation, and DECT base station implementation) are all re- 
irnplemented using SC~L. The results of these implementations are shown in Fig. 7.26. 
Recaii that in the DECT base station implementation, eight pipelined counters were 
used. 
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(cl 
Figure 7.26. S ~ L  implementations of fast lock digital PLL for (a) IEEE 802.11. (b) 
DECT handset, and (c) DECT base station 
7.6 Conclusions 
It has been demonstrated that SLL has great potential for high-speed low-power 
applications. Two implementations of this new class of dynamic logic gates, S C ~ L  and 
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CPCL, have k e n  shown to have complementary qualities. SC~L can be used to 
implement dense datapaths with short interconnects, while CPCL consumes large area, 
but can drive large loads effciently. Full-adder implementations of SC~L and QSC~L 
have been shown to exhibit an order of magnitude less power-delay product with 
respect to other logic families. Furthemore, asynchronous pipelining can be used to 
comect S C ~ L  gates together without introduchg any special circuitry. An 8-bit CRA 
based on this pipelining strategy has been fabricated, tested and found to operate up to 
727MHz while dissipating 2.34mW of power. 
A static differential logic family, LWSL, has also been described. LVDSL has 
been demonstrated to work at very low supply voltages while achieving lower power- 
delay products than other static logic families. A full-adder irnplementation of LVDSL 
has been shown to exhibit lower power, delay, and energy than most other logic 
families. A D-type flip-flop has also been demonstrated to achieve lower area than a 
D-type flip-flop implemented in conventional CMOS . 
It has k e n  demonstrated that when the proposed Iogic families are used to 
implement the digital portions of the PLLs proposed in chapters 5 and 6, power savings 
ranging fiom 35% to 82.5% are possible. This cornes at no extra delay penalty. 
Chapter 8 
Summary and Conclusions 
The design and analysis of agile frequency synthesizers have been detailed in this 
thesis. The fkequency synthesizer designs have all been based on the phase-locked loop 
(PLL) structure. This led to two new fiequency synthesizer structures. One is based on 
a ZA PLL, while the other is based on digitizing portions of the PLL. 
In the theoretical analysis of PLLs, spurious performance and lock time were 
analyzed. Closed form expressions predicting the spur location and strength have been 
developed using Fourier Series analysis. These expressions have been developed for 
both the uncompensated fractional-N PLL as weli as the analog compensated 
fractional-N PLL. The effects of varying the compensation pulse parameters, for the 
case of the analog compensated fiactional-N PLL, have been investigated. The closed 
form expressions were then validated through simulations. The lock time perfomance 
of P U  has slso been analyzed in detail. Previously, only linear models for PLLs have 
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been used in order to predict the locking behaviour of PLLs. In this study, a nonlinem 
tune-domain based approach has been adopted in order to better understand the 
frequency locking phenomenon in PLLs. Bounds on expressions of frequency lock 
time have been developed. Phase locking phenornena have dso  been investigated. It 
has k e n  determined that there seems to be an optimal trajectory in which the phase 
lock time of the PLL is minimized. 
Iri the design of the first PLL, a conventionai MASH ZA fkactionaI-N PLL was 
developed. The design was optimized for GSM and GPRS wireless communications 
standards. 1t has been demonstrated that sigma-delta modulation has succeeded in 
significantly reducing the spurs, but not completely eliminating them. The spur levels, 
however, meet the GSM and GPRS specifications. The power consurnption of the XA 
PLL has been dominated by the divider. In future designs, lower power c m  be 
achieved by using less curent in the prescaler. The effect of using a constant seed has 
been investigated. A constant seed did not succeed in eLiminating the spurs as 
anticipated. To completely eliminate the spurs generated by the fractional-N divider, 
different architectures must be explored. 
In order to improve upon the MASH ZA PLL design, a wideband phase-locked loop 
(PLL) modulator for wireless applications is reported. This modulator is based on PLL 
fractional-N fiequency synthesis techniques dong witti sigma-delta modulation to 
randomize fiactional-N spuiïs. A modified sigma-delta function allows for suppression 
of sigma-delta noise at lower fiequencies, and hence allows for wider loop bandwidth. 
Also, sigma-delta quantization noise is reduced by using fiactional division ratios. 
Low-power and low-area algorithmic techniques are used in the modified sigma-delta 
modulator in order to make it a feasible option. The wide bandwidth of 200KHi also 
makes the proposed ZA PLL suitable for closed loop modulation purposes. 
In chapter 6, a simple yet effective method of reducing the lock time has been 
demonstrated. It has been shown that the lock time and fiequency resolution trade-off 
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can be performed in the digital domain, as opposed to the analog domain. The 
advantage of this is that in the digital domain, the trade-off deals with the area and 
power penalties incurred for extra performance gains. The PLL's lock t h e  and 
frequency resolution are, therefore, independent of the loop fdter parameters, which 
enables a drastic reduction in loop fiter sizes. This enables a fdly integrated solution. 
The digital PLL architecture has k e n  shown to be effective for low frequency 
resolution standards such as cordless and wireless LAN standards. For high fiequency 
resolution standards, such as GSM, the architecture can only be used as a fiequency aid 
circuit. The cost of fine resolution becomes excessively high in terms of area penalty 
as well as lock rime. A simple, yet effective means of reducing the phase lock time is 
achieved by resetting the counters in the fkequency divider at the fmt positive edge of 
the reference input after the digital PLL has acquired frequency lock to within its 
resolution. 
Finally, power reduction on the two previously designed PLLs has been atternpted 
by changing the underlying digital logic families used to implement the digital portions 
of the PLLs. A new class of logic families, called swing limited logic (SLL), has been 
demonstrated that it has great potential for high-speed low-power applications. Two 
implementations of this new class of dynamic logic gates, S ~ L  and CPCL, have been 
shown to have complementary qualities. S ~ L  can be used to implement dense 
datapaths with short înterconnects, while CPCL consumes large area, but can drive 
large loads efficiently. Full-adder implementations of S ~ L  has k e n  shown to exhibit 
an order of magnitude less power-delay product with respect to other logic famüies. 
A static differential logic family, LVDSL, has also been described. LVDSL has 
been demonstrated to work at very low supply voltages while achieving lower power- 
delay products than other static logic families. A full-adder implementation of LVDSL 
has been shown to exhibit lower power, delay, and energy than most other logic 
families. A D-type flip-flop has also been demonstrated to achieve lower area than a 
D-type flip-flop implemented in conventional CMOS. 
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It has been demonstrated that when the proposed logic families are used to 
impiement the digital portions of the PLLs proposed in chapters 5 and 6,  power savings 
ranging fkom 35% to 82.5% are possible. This cornes as no extra delay penalty. 
Appendix A 
1.2 GHz CA Fractional-N 
Synthesizer Design Specification 
1. Introduction 
The PYRAMID Integrated Circuit is a single channel synthesizer, a main high 
frequency fiactional channel. The main channel operates up to 1.2GHz. This part is 
designed primarily as a proof of concept of the sigma-delta @A) fractional N 
synthesizer concept. 
2. Features 
1. 0.35 Micron BiCMOS 
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Fractional Main Loop to 1.2 GHz maximum fkequency 
Main Loop fractional division ratio: 
Multifunction Lock detect output 
Direct Access Sigma-Delta inputhutput 
3 Volt Charge Pumps 
Ultra-Fast Lock time speedup mode for Main Loop. 
24 pin CSP package 
Programmable charge pump DC current Ievels 
10. Prescaier: 8/9/16/17 
11. Sigma-Delta fractional compensation rnethod maintains better than 30 dB of 
additional suppression across the entire band. 









I Main Charge 
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4. Electrical Interface 
4.1 Pin Assignments 
Figure A. 1. 24 Pin Chip Scale Packaging (top view) 
4.2 Terminal Functions 










9 DATA A 
LDET 
Description 
Main Charge Pump Ground 
Main Charge Pump Output 
Main Charge Pump DC Supply 
Main Prescder Ground 
Main Channel RF input (Differential +) 
Main Channel RF input (Differential -) 
Main Prescder DC Supply 
Serial Interface S trobe 
Serial Interface Data 
- -  - 
Serial Interface ~ l o c k  
Digital Ground 
Lock Detect Output 
Digital DC Supply 
Reference Buffer Ground 
Reference Bmer Input 




























Ch Bypass Input bit O 
7 
EA Bypass Input bit 1 
ZA Output Bit 1 
Main Reference Buffer DC Supply 
Ch DC Supply 





Voltage applied to any other pin 
Maximum RF Level to RF pin 
Power Dissipation 
Z4 Bypass Input bit 2 
Charge Pump Current Setting Resistor 
Speedup Switch - Main 
Min. 1 Max 4 
SymboI 
TA = 25OC 
Output Current (continuous) 
AC Input Voltage 
DC Current to any Y0 pin 
S torage Temperature 
Lead Temperature (soldering, l0sec.) 
Ambient Operating Temperature 
vcc 
v r~  
PD 
Value 





























O C  
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5.2 DC Electrical Characteristics 
Table A.3. Recommended DC Operating Conditions 
Table A.4. DC Current Characteristics 












0 ~ e r a t - h ~  Tem~erature 
Cornmen ts: 
1 ) Average Current 
2) Al1 Digital input pins and other control signais are set to zero volts for this measurement. 
Parameter 
Regulated Voltage 
Externai Resistor to 
Ground 
Supply Current ' 








k c  
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Table AS.  Reference Channel Characteristics 
Reference Channel 






1) Max and min limits are for design purposes onIy. 13MHz is the nominal input frequency 
Symbol 
F m  
Input Voltage 
Input Duty Cycle 
Table A.6. Reference Clock Buffered Output Description 
RREFI 
CR- 
Reference Clock Buffered Output I 
Condition 
Comment 1 
~ E F I  









































Comments 2,3 -20 
Comments: 
1) ZLo~27pFî13.3K @ 13MHz. ZsomcE=SOR, with 0.7 Vpp since input. 
2) Z s o m ~ O S Z ,  ZLO~-30(MZ @ 13MHz 
3) Measured with lOOOpF DC blocking capacitors at the input and output 
4) Reference Buffered output is not inverted with respect to the input. 
5) Reference Buffered output does not have to be iinear with respect to input. 
6) A shunt tank circuit consisting of a 150 pF capacitor in parallel with a luH inductor is placed between 
the output and the load. The capacitor is of the ceramic 0402 or 0603 type and the inductor will have 
typicai Q>35 @ 50MHz, for example: TOKO lOO8CS- 102XKBC 
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5.3 Digital Characteristics 
Table A.7, Clock, data, and stro De signal level specifications 
CLK, DATA, STROBE Signal Levels 
T*=2S°C (note 3.4), -2.85 V unless orherwise specined 
5.4 Timing 
TA=25"C , Vcc=3 .O unless otherwise specified. 
Table A. 8. Digital Timing specification. 
Parameter 
Input Logic Vdtage 
Input Logic Current 
Parameter 
(See figure 4) 
~CLOCK fiequency, CLOCK 
CLK, DATA, STROBE 
Symbol Condition 




t~ Rise time, CLOCK 
In 
tsu-rni< Set up tirne, STROBE low 
before CLOCKT 
Clock Duty Cycle 
Unit Values 
Min TYP- Max Unit 
Min. 
hput h g i c  High 
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- 
fsu-DATA Setup time, DATA vaiid 
before CLOCKT 
IH-D AT A Hold time, DATA valid after 
~ W - ~ O B E  Pulse width, STROBE high 
&T.J_STROBEI Setup t h e ,  CLOCK Iow 
before STROBE high 
tsu-smosn Setup time, STROBET before 
CLOCKT 
DATA DATA 
VALID CHANGE Start of 




+-su-d" -+ 'Ih-d- - 







~ S U ~ t r o b c l l  '
(SHIFT M DATA) 
Figure 6.2. Digital Timing Specification 
6.1 Serial Programming Description 
The serial control hardware input consists of a standard 3-wire serial port interface bus, 
comprised of DATA, CLK and STROBE signals. These signals are used to input 24 bit 
control words to the chip. The control words contain information for prograrnming the 
synthesizer, according to the protocol described in this document. 
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Figure A.2 describes the timing diagram for the senal input When STROBE is 
low, data present on the DATA line is shifted into the integrated circuits (IC) serial 
register on the positive edges of the CLK signal. When STROBE goes high, data 
present in the senal register is latched and remains stable for any fuaher clock cycles as 
long as STROBE remains high. Depending upon address bits formatted into each 
control word, the other data in the control word is routed into different working 
registers in the IC. Data is entered into the serial register in MSB fkst format. 
At power up, the IC working Registers shall be in a default state (according to the 
tables described in this document) and shall not change until new control data is 
clocked in on the seriai bus. 
Data Deflinition: 
MSB LSB 
FIRST IN LAST IN 
A WORD - Sigma Delta Input 
I 
FN Fractional division ratio. Default set to 2/65 fiactional ratio.* Prgram 23 bits from 24 bits (LSB not 
1 1 programmecl and set to O. A=FN/2) I 
I 
A 1 A word select 
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B WORD - Main Loop Update 
I I I I 1 
O X X X X  0 0 I 1 0 0 1  
ADDRESS 1 B word select 
ADDRESS 1 Not used 
B R 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0  
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0  
SED 
SED Seed of Sigma Delta This number is decoded into a 16 bits number (216) and 
added to FN. 
NMU 
C WORD - Main b o p  Setup 
NMU 
Main divider division ratio @efault=75 -> A=3, B=9 when the prescaler division 
Cm 
SU 
ratio is 8) 
Mode control for digital compensation scherne. -xternaI bypass, 
O 1 =accurnulator, 1 0=2nd order sigma-del ta, 1 1 =3d order sigma-del ta 
Main Ioop speed up mode. "û"=disable, "l"=enable 
1 CPM 
CTL 
1 Main Charge pump Cumnt ratio setting. Per Table 1. 
S 
1 Main Rescaler Setting: 1=8/9, û=16/17 
ADDRESS 1 C word select 
M 
P 
B l T 2 2 2 2 1 1 I 1 1 1 1 1 1 1 O O O O O O O O O O  
3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0  
P 
E 
p ADDRESS Not used 1 Rd 




I d b  
Main Reference Divider Setting: (O,O)=div-by-1 , (0,l) or (1 ,O)=div-by-2, (1,l)--div- 
Pl  
1 ( Comment 1) 
by-4 
Main Charge Purnp DC Power "O"=Power Down, "l"=Power Up 
I 
! 




Z O O X I 1  
Speedup charge conîrol "O"=sofhivare control, " l ' ' =Sm pin controI (see 
Pb Reference Input Buffer Amplifier Power up/down. "l"=Power up, "O"=Power 
PRD 
down 
Main PFD Reset Delay (0(2=6ns, 01=8ns, ICklOns, 1 1=12ns) 
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D WORD - Main Loop Setup 2 
I 
ADDRESS D word select 
Counter value for speedup mode (defaulk100usec -> tm=1300 for 13MHz 
reference) 
HoId main loop in speedup mode forever if hrn="lW, otherwise use timer IM if 
Toggle Enable. "ll*=Enable toggle mode, 'Y)"=Use Main PFD lock detector LD 
- -- - 
Toggle Mode. If '%e9' bit is set to 'Toggle mode", and the "tg9* bit is set to "1" then 
LD pin puts out a logic high state, if "û" then LD pin pu& out a logic low state. If 
the ''te'' bit is not set to "Toggle Mode," then the '%tg" bit is ignored. 
R D  - Test mode word 
1 ADDRESS Test mode 
ADDRESS 
w41 
H word seIect 
If H[4]=1, external seed value to sigma-delta is written through the DATA pin. If 
H[4]=0, external seed value fiom DATA pin is inhibited. 
If H[3]=1, reset the sigma-delta each time a new channel is selected. If H[3]=0, 
reset sigma-delta only on power up. 
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Table A.9. Charage pump cment ratio settings 
7. Notes 
Charge Pump Current Ratio (&#SET/RS~) bias current for charge pumps 
This section contains comments about any conditions, parameters or requirements that 
are applicable to PYRAMlD and may not be described in the specifications. 
BIT 
7.1 General 
IPHP 1 BIT 1 IPHPSU 
Speedup Mode Additional Requirements. When leaving the speedup mode, it is 
strongZy desired that the Ioop should not break the phase lock during the transition 
from speediip mode to normal mode. The transient response as a result of switching 
from speedup to normal mode can cause the speedup mode to be ineffective. 
Reprogramming Serial Registers. In high reliability systems, user may want to 
periodically refresh the serial control registers, without chaaging the content of 
these registers. if a user continuously reprograms a control word with the same 
frequency/control data (Le. there is no change in fkquency), when there shaU be no 
transient response in phase lock during the reprogramming events. 
3. Lock Time, Main Channel. A goal of the PYRAMID is to meet 140uSec (to 
within 100 Hz) lock the  for General Packet Radio Service (GPRS) timing 
requirements. This lock time should be attained using the loop filters suggested in 
Appendix B. 
4. RMS Phase Error shall be calculated when necessary, using the following 
formula: 
Where: BW= The GSM channel bandwidth (2ûûKHz) 
L(f)=The SSB phase noise (in dBc/Hz) vs. fiequency offset fiom the carrier (f). 
7.2 Operational 
1. Charge pump Polarity reversal feature. 
Main Charge pump shaii have only a positive VCO tuning voltage dope. 
1. RF input sensitivity for the Main channel. The "RF input sensitivity" line item 
for the Main channel assumes that the RFMN pin is AC coupled through an 
extemai lOOOpF ceramic 0402 rnultilayer chip capacitor. 
2. Specitication Guaranteed over temperature by simulation only when this note is 
referenced. 
3. Fractional and Reference Spurious. Fractional and Reference spurious are 
dependent upon extemal loop fdter component characteristics, tolerances and PCB 
layout, which are selected by the IC user, rather than the IC designer, these 
specifications are guaranteed only by simulation using commencally available 
lumped element extemal component rnodels. 
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8. Pyramid Test Modes 




1 5 1 M-REF-DIV birects Main Ref Divided Output to the TES 1 0 ~ ~ ~ 1  
Test Name 
3 
I l I PIN l 
NORMAL MODE 
RESET MODE 
Directs Main B Cowter (6 bits) Output to 
TEST PIN 1 
Test Description 
LD 
Test Vector I[9:0] 











1 1  M-DN 
1 







Directs Main A Counter (3 bits) Output to 
TEST PIN 
Directs Main PFD DN output to TEST PIN 
Oxxxx xOOl1 
Directs Main LD output to TEST PIN 










Directs MAIN Speed Up enable signai to 
TEST PIN 
Sets the TEST PIN to high to set voltage lev- 
els during DC test 
Sets the TEST PIN to low to set voltage 







Directs Main Loop Speedup Enable Pulse to 
the TEST PIN 
Allows ovemde of Main prescalar and uses 
DATA pin signal injectecl into main counter 
Allows ovemde of Main Ref c lwk  by DATA 
Oxxxx xl lx0 
OlOxx xxxxx 
Ollxx xxxxx 
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- - 
pin signal. 
Aliows input from the DATA pin to test MaJT 
LKDET circuit which includes the pulse fil- 
ter and the delay counter to show that it's in 
lock. 
Mows al1 pumps to be in their normal operat, 
ing state and in both up and down pumping 
mode. This d o w s  ability to test current 
matching 
Uows  all pumps to be in their normal operat 
ing state and up pump mode. 
Uows  al1 pumps to be in their normal operat. 
ing state and down pump mode 
Ulows d l  pumps to be in their normal operat. 
ing state and high Impedance. This allows 
ability to test CPUMP leakage. 
Allows main pump to be in speed up 
operating state and in both up and down 
pumping mode. This allows ability to test 
current matching 
Allows main pump to be in speed up 
operating state and up pump mode. 
Allows main pump to be in'speed up 
operating state and down pump mode 
Allows main pump to be in speed up operat- 
ing state and high Impedance. This allows 
ability to test CPUMP leakage. 
4llows bit0 of sigma-delta output to be routa 
to the TEST PIN 
Bits other than 1[9:0] are used in the following test modes 
PFD-R-SEL AUows bypassing main loop Pm) reference M O >  = 1 (enabie) 
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-- 
signal by bit I d b  and using DATA pin input 
as the reference signai for main Ioop PFD 
Allows selection of either extemai data 
(through pins SD-Bïïû, SD-BIT1, and 
SD-BIT2) or an n& order sigma-delta output 
(where n=1,2,3) 
Allows the sigma-delta rnodulator to be reset 
either whenever channe1 switches, or only on 
power-up. 
AUows an extemal dynarnic seed to be fed 
into the sigma-delta. 
Bc2:1> = 
0:bypass SD by 
SD-BP 
31 : accurnuIator 
10: second order SD 
1 1 : third order SD 
H<3> = O (reset on 
power-up only) 
H<4> = 1 (enable) 
CHAPTER 8. SUMMARYAND CONCLUSIONS 
9. Test Configurations 
The purpose of this appendix is to define test conditions under which certa 
are to be measured. 
Test Condition 1: Current, Spurious and Phase Noise 
Setup: 
VCC=3.0 volts, temperature=25C 
Reference input fkequency: 13MHz source per specification 
Reference Buffer enabled: output load per Figure B.2 
Rset=20K 
Main Channel: 
Enabled, Locked Nomal Mode Charge h m p .  
Center fiequency 975.4MHz, fPFD=13MHz 
Fractional number: 2/65, Division ratio (NMU) = 75 
Normal Mode Charge h m p  Current Setting: 4X (0.2mA) 
Loop Filter: 
in parameters 
VCO Gain: 40MHz/V 
Suggested VCO: MuRata MQE 961-554 
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Test Condition 2: Lock Time 
Seiup: 
VCC=3 .O volts, temperature=25C 
Reference input frequency: 13MHz source per specitication 
Reference Buffer enabled: output load per Figure B.2 
Rset=20K 
Main Channel: 
Enabled, Locked Normal Mode Charge Pump. 
Start Frequency: 890MHz -=68, FN=30) 
Stop Frequency: 9 15MHz (NMU=70, FN=25) 
Fpm = I3MHz 
Fractional number (F'N) = 30 to 25 
Normal Mode Charge Pump Current Setting: 4X (0.2mA) 
Speedup Mode Charge Pump Current Setting: 16X (0.8mA) 
Speedup Mode time: lOOuSec 
Loop FilterNCO: Same as Configuration 1. 
Test Condition 3: Current, Spurious and Phase Noise 
Setup: 
VCC=3 .O volts, temperatute=25C 
Reference input fiequency: 13MHz source per specification 
Reference Buffer enabled: output load per Figure B.2 
Rset=20K 
Main Channel: 
Enabled, Locked Normal Mode Charge h m p .  
Center fiequency 975.4MHz, fpm=3 Z M H z  
Fractional number: 8/65, Division ratio (NMU) = 300 
Normal Mode Charge mimp Current Setting: 4X (O.2mA) 
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VCO Gain: 40MHz/V 
Suggested VCO: MuRata MQE 96 1-554 
CHAPTER 8. SUMUARYAAD CONCLUSIONS 
Test Condition 4: Lock Time 
Seîup: 
VCC=3 .O volts, temperature=SSC 
Reference input fiequency: 13MHz source per specification 
Reference Buffer enabled: output load per Figure 33.2 
Rset=20K 
Main Channel: 
Enabled, Locked Normai Mode Charge Pump. 
S tart Frequency: 890MHz (NMU=273, FN=55) 
Stop Frequency: 9 15MHz (NMU=28 1, -35) 
FPm = 3.25MH.z 
Fractional number = O 
Normal Mode Charge Pump Current Setting: 4X (0.2mA) 
Speedup Mode Charge Pump Current Setting: 16X (0.8mA) 
Speedup Mode tirne: lûûuSec 
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11. Frequency Plan of Pyrarnid 
The purpose of this appendix is to give a sample of possible operating fkequencies for 










C a ~ o t  be used (out of range) 
FMAX 
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12. Operating Modes of the Digital XA Modulator 
Digital Sigma-Delta Modulation techniques can be applied to fractional-N PLLs in 
order to digitally compensate for fractional spm.  The advantage of rhis technique over 
analog compensation is that it avoids the limitation of reduction of fractional spurs due 
to device mismatches. Indeed, digital sigma-defta modulation, when applied to 
fiactional-N PLIA, has been shown to be able to achieve lower spurious levels for the 
same PLL loop parameters. 
The Digital Sigma-Delta Modulator (DSDM) built for the PYRAMID project was 
constructed in such a way as to be as flexible as possible. It was pipelined to achieve a 
maximum operating fiequency of 65MHz. This high speed can altematively be traded- 
off for lower power consumption by reducing the power supply of the DSDM. Two 
control bits (which can be programrned through the serial interface) can choose 
between a first, second, or third order DSDM, according to Table E.1 listed below. A 
fnst order DSDM is simply an accumulator with the cany out signal added to the 
division ratio . This is the same as a conventional uncompensated fractional-N 
PLL. Second order sigma-delta achieves spur randomization, at the expense of an 
increase of phase noise by 20dWdecade (at the VCO output). Third order sigma-delta 
achieves even more randomization of fractional-N spurs, at the expense of bigher 
increase of phase noise, a 4OdB/decade increase of phase noise (at the VCO output). 
Note that an extemal bypass option is inserted, where the entire sigma-delta modulator 
is bypassed, and instead, an extemal 3-bit value is fed into the adder preceding the 
digital divider. 
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Table A. 1 1 Operating modes of the Digital Sigma-Delta Modulator @SDM) 






sigma-delta in that their outputs may be positively or negatively valued. The m a x i m m  
Operation 




output range of each modulator order is listed in Table E.2. In order to efficiently code 
the output of each modulator order, the binary codes Listed in Table E.3 were used. 
Note that if an extemai bypass value is to be used instead of the sigma-delta modulator 
output, it sti l l  must adhere to the codes listed in Table E.3. 
Table A. 12. Output Range of the DSDM 
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Two modes exist for resetting the sigma-delta In the f i s t  mode, the sigma-delta is 
reset only on power-on. In the second mode, the sigma-delta is reset whenever there is 
a new channel selection. The impact of either option on the output spectnim of 
PYRAMID still remains to be studied when the device is fabricated. 
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